[1] LIU M L, LIU H Z, LI X Z, et al. A 60-m range 616-mW laser-power linear-mode LiDAR system with multiplex ADC/TDC in 65-nm CMOS [J]. IEEE Trans Circ Syst I: Regu Pap, 2020, 67(3): 753-764.
[3] LEE K L, ARTHUR A A, JONES R W, et al. Analog-to-digital conversion using custom CMOS analog memory for the EOS time projection chamber [J]. IEEE Trans Nucl Sci, 1991, 38(2): 344-347.
[4] CRESSWELL J, CARVAHLO I. A 500 MHz CCD serial analog memory [J]. IEEE Trans Nucl Sci, 1986, 33(1): 90-91.
[5] YOSHIOKA K, KUBOTA H, FUKUSHIMA T, et al. A 20ch TDC/ADC hybrid SoC for 240×96-pixel 10%-reflection <0125%-precision 200 m-range imaging LiDAR with smart accumulation technique [C]// 65th IEEE ISSCC. San Francisco, CA, USA. 2018: 92-94.
[6] YE M, ZHENG X X, LI Y, et al. A low-complexity hybrid readout circuit for lidar receiver [J]. IEEE Trans VLSI Syst, 2020, 28(3): 828-832.
[7] RAD R E, KIM S J, HEJAZI A,et al. A low power 12-bit pipeline ADC with 40 MS/s using a modified op-amp [C]// ICEIC. Barcelona, Spain. 2020: 1-3.
[8] TSUNG H L, CHING L T, LIU Y. Dynamic current- matching charge pump and gated-offset linearization technique for delta-sigma fractional-N PLLs [J]. IEEE Trans Circ Syst I:Regu Pap, 2009, 56(5): 877-885.