[1] NARAYANAN A T, KATSURAGI M, KIMURA K, et al. A fractional-N sub-sampling PLL using a pipelined phase-interpolator with an FoM of -250 dB [J]. IEEE J Sol Sta Circ, 2016, 51(7): 1630-1640.
[2] RONG S, YIN J, LUONG H. A 0.05- to 10-GHz, 19- to 22-GHz, and 38-to 44-GHz frequency synthesizer for software-defined radios in 0.13-μm CMOS process [J]. IEEE Trans Circ & Syst II: Expr Bri, 2016, 63(1): 109-113.
[3] DENG W, HARA A, OKADA K, et al. A compact and low-power fractionally injection-locked quadrature frequency synthesizer using a self-synchronized gating injection technique for software-defined radios [J]. IEEE J Sol Sta Circ, 2014, 49(9): 1984-1994.
[4] ZHANG Y, SANYAL A, YU X Y, et al. A fractional-N PLL with space-time averaging for quantization noise reduction [J]. IEEE J Sol Sta Circ, 2020, 55(3): 602-614.
[6] SONG J, PARK I C. Spur-free MASH delta-sigma modulation [J]. IEEE Trans Circ & Syst I: Regu Pap, 2010, 57(9): 2426-2437.
[7] PARK D, CHO S. An adaptive body-biased VCO with voltage-boosted switched tuning in 0.5-V supply [C]// IEEE ESSCIRC. Montreaux, Switzerland. 2006: 444-447.
[9] HU A, LIU D, ZHANG K, et al. A 0.045- to 2.5-GHz frequency synthesizer with TDC-based AFC and phase switching multi-modulus divider [J]. IEEE Trans Circ & Syst I: Regu Pap, 2020, 67(12): 4470-4483.
[10] HUANG D, LI W, ZHOU J, et al. A frequency synthesizer with optimally coupled QVCO and harmonic-rejection SSB mixer for multi-standard wireless receiver [J]. IEEE J Sol Sta Circ, 2011, 46(6): 1307-1320.
[11] CHANG W, HUANG P, LEE T. A fractional-N divider-less phase-locked loop with a subsampling phase detector [J]. IEEE J Sol Sta Circ, 2014, 49(12): 2964- 2975.
[12] LEE I, LU H, LIU S. A 6-GHz all-digital fractional-N frequency synthesizer using FIR-embedded noise filtering technique [J]. IEEE Trans Circ & Syst II: Expr Bri, 2012, 59(5): 267-271.