Reconfigurable Optoelectronic Chaotic Logic Gates in Vertical Cavity Surface Emitting Laser with Optical Feedback

Xu Geliang; Da Cheng; Ni Qianlong; Zhou Shanpo; Cheng Feng

doi:10.3788/CJL202047.1206003

Journals >Chinese Journal of Lasers >Volume 47 >Issue 12 >Page 1206003 > Article

Chinese Journal of Lasers
Vol. 47, Issue 12, 1206003 (2020)

Reconfigurable Optoelectronic Chaotic Logic Gates in Vertical Cavity Surface Emitting Laser with Optical Feedback

Xu Geliang, Da Cheng, Ni Qianlong, Zhou Shanpo, and Cheng Feng

Author Affiliations

School of Electronic Engineering, Chaohu University, Hefei, Anhui 238000, China

show less

DOI: 10.3788/CJL202047.1206003 Cite this Article Set citation alerts

Xu Geliang, Da Cheng, Ni Qianlong, Zhou Shanpo, Cheng Feng. Reconfigurable Optoelectronic Chaotic Logic Gates in Vertical Cavity Surface Emitting Laser with Optical Feedback[J]. Chinese Journal of Lasers, 2020, 47(12): 1206003 Copy Citation Text

show less

Fig. 1. Reconfigurable chaotic logic gate of optical feedback VCSEL. (a) Schematic diagram; (b) light path diagram

Download full size

Fig. 2. Dynamic state diagrams of light from VCSEL. (a) x-PC; (b) y-PC

Download full size

Fig. 3. Chaos logic gate. (a) AND gate; (b) NAND gate

Download full size

Fig. 4. Chaotic logic gate. (a) OR; (b) NOR; (c) XOR; (d) XNOR

Download full size

Fig. 5. Reconfigurable chaotic logic gates

Download full size

Fig. 6. Stability of dynamic logic gates at different γ_p. (a) γ_p=5ns^-1; (b) γ_p=6ns^-1; (c) γ_p=7ns^-1; (d) γ_p=8ns^-1

Download full size

Fig. 7. Stability of dynamic logic gates at different γ_s. (a) γ_s=40ns^-1; (b) γ_s=60ns^-1; (c) γ_s=70ns^-1; (d) γ_s=80ns^-1

Download full size

Fig. 8. Stability of dynamic logic gates at different k_f. (a) k_fΙ=1.2ns^-1, k_fΙΙ=1.4ns^-1, k_fΙΙΙ=1.6ns^-1; (b) k_fΙ=1.4ns^-1, k_fΙΙ=1.5ns^-1, k_fΙΙΙ=1.6ns^-1; (c) k_fΙ=1.4ns^-1, k_fΙΙ=1.7ns^-1, k_fΙΙΙ=2ns^-1; (d) k_fΙ=1.8ns^{Download full size
Parameter and symbol Value Parameter and symbol Value
Line-width enhancement factor a 3 Duty ratio R 0.5
field decay rate k 300 Polar angle θ/π 1/2
Spin relaxation rate γ_s/ns^-1 50 Azimuth φ 0
Nonradiative carrier relaxation γ_e/ns^-1 1 Crystal temperature F/ K 293
Dichroism γ_a/ns^-1 -0.1 Poled period of crystal Λ/m^-1 5.8×10⁵
Birefringence γ_p/ns^-1 2 Crystal length L/mm 15
Delay time τ/ns 2 Refractive index of o-light n₁ 2.24
Effective refractive index of active layer n_g 3.6 Refractive index of e-light n₂ 2.17
Effective area of light spot S_A/μm² 38.485 Differential material gain g/(m³·s^-1) 2.9×10^-12
Length of the laser cavity L_v/μm 10 Field confinement factor to the active region Γ 0.05
Normalized injection current μ 1.5 Volume of the active layer V/μm³ 384.85
Table 1. Main parameters of system
Logic operation (I₁, I₂) = (0, 0) (I₁, I₂) = (0, 1) / (1, 0) (I₁, I₂) = (1, 1)
G σ_x G σ_x G σ_x
$G = I_{1} \cdot I_{2}$ 0 σ_x_max=1.12×10^-4 0 σ_x_max=1.13×10^-4 1 σ_x_min=0.041
$G = \overset{\cdot}{I_{1}}$ 1 σ_x_min=0.040 1 σ_x_min=0.041 0 σ_x_max=1.14×10^-4
$G = I_{1} + I_{2}$ 0 σ_x_max=1.12×10^-4 1 σ_x_min=0.043 1 σ_x_min=0.041
$G = \overset{+}{I_{1}}$ 1 σ_x_min=0.044 0 σ_x_max=1.11×10^-4 0 σ_x_max=1.17×10^-4
$G = I_{1} \oplus I_{2}$ 0 σ_x_max=1.16×10^-4 1 σ_x_min=0.046 0 σ_x_max=1.15×10^-4
$G = I_{1} ☉ I_{2}$ 1 σ_x_min=0.045 0 σ_x_max=1.14×10^-4 1 σ_x_min=0.047
Table 2. σ_x_max and σ_x_min obtained from different logical operation relationships
(I₁, I₂) G Output judgment Logic output X
(0,0) 0 σ_x≤ $σ_{x}^{*}$ 0
(0,1) 0 σ_x ≤ $σ_{x}^{*}$ 0
(1,0) 0 σ_x ≤ $σ_{x}^{*}$ 0
(1,1) 1 σ_x > $σ_{x}^{*}$ 1
Table 3. Truth table of AND gate
(I₁, I₂) G Output judgment Logic output X
(0,0) 1 σ_x> $σ_{x}^{*}$ 1
(0,1) 1 σ_x> $σ_{x}^{*}$ 1
(1,0) 1 σ_x> $σ_{x}^{*}$ 1
(1,1) 0 σ_x≤ $σ_{x}^{*}$ 0
Table 4. Truth table of NAND gate
(I₁, I₂) G Output judgment Logic output X
(0,0) 0 σ_x≤ $σ_{x}^{*}$ 0
(0,1) 1 σ_x > $σ_{x}^{*}$ 1
(1,0) 1 σ_x > $σ_{x}^{*}$ 1
(1,1) 1 σ_x > $σ_{x}^{*}$ 1
Table 5. Truth table of OR gate
(I₁, I₂) G Output judgment Logic output X
(0,0) 1 σ_x> $σ_{x}^{*}$ 1
(0,1) 0 σ_x≤ $σ_{x}^{*}$ 0
(1,0) 0 σ_x≤ $σ_{x}^{*}$ 0
(1,1) 0 σ_x≤ $σ_{x}^{*}$ 0
Table 6. Truth table of NOR gate
(I₁, I₂) G Output judgment Logic output X
(0, 0) 0 σ_x≤ $σ_{x}^{*}$ 0
(0, 1) 1 σ_x> $σ_{x}^{*}$ 1
(1, 0) 1 σ_x> $σ_{x}^{*}$ 1
(1, 1) 0 σ_x≤ $σ_{x}^{*}$ 0
Table 7. Truth table of XOR gate
(I₁, I₂) G Output judgment Logic output X
(0, 0) 1 σ_x> $σ_{x}^{*}$ 1
(0, 1) 0 σ_x≤ $σ_{x}^{*}$ 0
(1, 0) 0 σ_x≤ $σ_{x}^{*}$ 0
(1, 1) 1 σ_x> $σ_{x}^{*}$ 1
Table 8. Truth table of XNOR gate}

Download Citation

Set citation alerts for the article

Tools

Set citation alerts for the article

Save the article for my favorites

Paper Information