A Novel Low Power Radiation Hardened SRAM Memory Cell

HUANG Zhengfeng; LI Xueyun; YANG Xiao; QI Haochen; LU Yingchun; WANG Jian’an; NI Tianming; XU Qi

doi:10.13911/j.cnki.1004-3365.200196

[1] BAUMANM R C. Radiation-induced soft errors in advanced semiconductor technologies ［J］. IEEE Trans Dev & Mater Reliab, 2005, 5(3): 305-316.

[4] LI J Q, XIAO L Y, REVIRIEGO P, et al. Efficient implementations of 4-bit burst error correction for memories ［J］. IEEE Trans Circ & Syst II: Expr Bri, 2018, 65(12): 2037-2041.

[5] SHANSHAN L, LI Y X. Fault secure encoder and decoder designs for matrix codes ［C］ ∥ 14th Int Conf Comput Aid Des & Comput Graph. Xi'an, China. 2015: 181-185.

[6] SANCHEZ A, REVIRIEGO P, TABERO J, et al. SEFI protection for nanosat 16-bit chip onboard computer memories ［J］. IEEE Trans Dev & Mater Reliab, 2017, 17(4): 698-707.

[7] HUGHES H L, BENEDETTO J M. Radiation effects and hardening of MOS technology: devices and circuits ［J］. IEEE Trans Nucl Sci, 2003, 50(3): 500-521.

[8] JUNG I S, KIM Y B, LOMBARDI F. A novel sort error hardened 10T SRAM cells for low voltage operation ［C］ ∥ IEEE 55th Int MWSCAS. Boise, ID, USA. 2012: 714-717.

[9] CALIN T, NICOLAIDIS M, VELAZCO R. Upset hardened memory design for submicron CMOS technology ［J］. IEEE Trans Nucl Sci, 1996, 43(6): 2874-2878.

[10] JAHINUZZAMAN S, RENNIE D, SACHDEV M. A soft error tolerant 10T SRAM bit-cell with differential read capability ［J］. IEEE Trans Nucl Sci, 2009, 56(6): 3768-3773.

[11] GUO J, XIAO L Y, MAO Z G. Novel low-power and highly reliable radiation hardened memory cell for 65 nm CMOS technology ［J］. IEEE Trans Circ & Syst I: Regu Pap, 2014, 61(7): 1994-2001.

[12] GUO J, XIAO L Y, WANG T Q, et al. Soft error hardened memory design for nanoscale complementary metal oxide semiconductor technology ［J］. IEEE Trans Reliab, 2015, 64(2): 596-602.

[13] PENG C Y, HUANG J T, LIU C Y, et al. Radiation-hardened 14T SRAM bitcell with speed and power optimized for space application ［J］. IEEE Trans VLSI Syst, 2019, 27(2): 407-415.

[14] QI C H, XIAO L Y, WANG T Q, et al. A highly reliable memory cell design combined with layout-level approach to tolerant single-event upsets ［J］. IEEE Trans Dev & Mater Reliab, 2016, 16(3): 388-395.

[15] KUMAR C I, ANAND B. Design of highly reliable energy-efficient SEU tolerant 10T SRAM cell ［J］. Elec Lett, 2018, 54(25): 1423-1424.

[16] DODD P E, MASSENGILL L. Basic mechanisms and modeling of single-event upset in digital microelectronics ［J］. IEEE Trans Nucl Sci, 2003, 50(3): 583-602.

[17] SHESHADRI V B, BHUVA B L, REED R A, et al. Effects of multi-node charge collection in flip-flop designs at advanced technology nodes ［C］ ∥ Proceed IEEE Int Reliab Phys Symp. Anaheim, CA, USA. 2010: 1026-1030.

[18] Predictive technology model (PTM) for Spice ［EB/OL］. http:∥ptm.asu.edu, 2019-01-25.