[1] CHUA L O. Memristor: the missing circuit element [J]. IEEE Trans Circ Theory, 1971, 18(5): 507-519.
[2] STRUKOV D B, SNIDER G S, STEWART D R, et al. The missing memristor found [J]. Nature, 2008, 453(7191): 80-83.
[3] GUCKERT L, SARTZLANDER E E. MAD gates: memristor logic design using driver circuitry [J]. IEEE Trans Circ Syst II: Express Briefs, 2017, 64(2): 171-175.
[4] ZHANG H F, ZHANG Z W, GAO M Y, et al. Implementation of unbalanced ternary logic gates with the combination of spintronic memristor and CMOS [J]. Elec, 2020, 9(4): 542-557.
[5] ZHANG Y, SHEN Y, WANG X P, et al. A novel design for memristor-based OR gate [J]. IEEE Trans Circ Syst II: Express Briefs, 2015, 62(8):781-785.
[6] SOLIMAN N S, FOUDA M E, RADWAN A G. Memristor: CNTFET based ternary logic gates [J]. Microelec J, 2018, 72(2): 74-85.
[7] GAO C, LI T, WANG T G, et al. Memristor-based logic gate circuit [C] // IEEE 3rd Int Conf Comput Commun Engineer Technol (CCET). Beijing, China. 2020: 330-333.
[8] LUO L, DONG Z K, DUAN S K, et al. Memristor-based stateful logic gates for multi-functional logic circuit [J]. IET Circ Dev & Syst, 2020, 14(6):811-818.
[9] LIU G Z, SHEN S H, JIN P P, et al. Design of memristor-based combinational logic circuits [J]. Circ Syst Signal Proces, 2021, 40(12): 5825-5846.
[10] WANG X Y, JIN C X, ESHRAGHIAN J K, et al. A behavioral SPICE model of a binarized memristor for digital logic implementation [J]. Circ Syst Signal Proces, 2021, 40(6): 2682-2693.
[11] WANG G Y, BAI D D, WANG X Y. Digital model of TiO2 memristor for field-programmable gate array [J]. IET The J Engineer, 2014(3): 90-92.
[12] NTINAS V, VOURKAS I, ABUSLEME A, et al. Experimental study of artificial neural networks using a digital memristor simulator [J]. IEEE Trans Neural Networks Learning Syst, 2018, 29(10): 5098-5110.
[13] TOLBA M F, FOUDA M E, HEZAYYIN H G, et al. Memristor FPGA IP core implementation for analog and digital applications [J]. IEEE Trans Circ Syst II: Express Briefs, 2019, 66(8): 1381-1385.