Design and implementation of mixed-radix FFT algorithm based on FPGA

HOU Xiaochen; MENG Xiao; CHEN Hao

doi:10.11805/tkyda2019435

[2] DEMUTH G L. Algorithms for defining mixed radix FFT flow graphs[J]. IEEE Transactions on Acoustics Speech & Signal Processing, 1989,37(9):1349-1358.

[3] JACOBSON A T,TRUONG D N,BAAS B M. The design of a reconfigurable continuous-flow mixed-radix FFT processor[C]// 2009 IEEE International Symposium on Circuits and Systems. Taipei,Taiwan,China:IEEE, 2009.

[4] XIAO Hao,PAN An,CHEN Yun,et al. Low-cost reconfigurable VLSI architecture for fast Fourier transform[J]. IEEE Transactions on Consumer Electronics, 2008,54(4):1617-1622.

[5] HSIAO C F,CHEN Y,LEE C Y. A generalized mixed-radix algorithm for memory-based FFT processors[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2010,57(1):26-30.

[6] MA Cuimei,XIE Yizhuang,CHEN He,et al. Simplified addressing scheme for mixed radix FFT algorithms[C]// 2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). Florence,Italy:IEEE, 2014.

[7] TRUONG T K,REED I S,LIPES R G,et al. On the application of a fast polynomial transform and the Chinese Remainder Theorem to compute a two-dimensional convolution[J]. IEEE Transactions on Acoustics Speech and Signal Processing, 1981,29(1):91-97.

[8] REISIS D,VLASSOPOULOS N. Conflict-free parallel memory accessing techniques for FFT architectures[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2008,55(11):3438-3447.