[1] Atharav A, Razavi B. A 56-Gb/s 50-mW NRZ receiver in 28-nm CMOS$$J$$. IEEE J. of Solid-State Circuits, 2021, 57(1): 54-67.

[2] Harwood M, Warke N, Simpson R, et al. A 12.5Gb/s SerDes in 65nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery$$C$$// 2007 IEEE Inter. Solid-State Circuits Conf. Digest of Technical Papers. IEEE, 2007: 436-591.

[3] Wu X, Zhao Z L, Wu C N, et al. Analog front-end circuit design for receiver system of 40Gb/s SerDes$$J$$. Microelectronics & Computer, 2022, 39(2): 114-120.

[4] Ali T, Abdullatif M, Park H. 56/112Gbps wireline transceivers for next generation data centers on 7nm FINFET CMOS technology$$C$$// 2021 IEEE Custom Integrated Circuits Conf. (CICC). IEEE, 2021: 1-6.

[5] Zheng K, Frans Y, Chang K, et al. A 56Gb/s 6mW 300m2 inverter-based CTLE for short-reach PAM2 applications in 16nm CMOS$$C$$// 2018 IEEE Custom Integrated Circuits Conf. (CICC), 2018: 1-4.

[6] Ozkaya I, Cevrero A, Francese P A, et al. A 64-Gb/s 1.4-pJ/b NRZ optical receiver data-path in 14-nm CMOS FinFET$$J$$. IEEE J. of Solid-State Circuits, 2017, 52(12): 3458-3473.

[7] Li Z, Tang M, Fan T, et al. A 56-Gb/s PAM4 receiver analog front-end with fixed peaking frequency and bandwidth in 40-nm CMOS$$J$$. IEEE Trans. on Circuits and Systems Ⅱ: Express Briefs, 2021, 68(9): 3058-3062.

[8] Zhuo G, Zongren Y, Ying Z, et al. A 10Gb/s receiver with half rate period calibration CDR and CTLE/DFE combiner$$J$$. J. of Semiconductors, 2009, 30(4): 46-52.

[9] Yan F, Zhang M Q, Wang P. A new CTLE equalizer based on high speed signal transmission system$$J$$. Electro-Optics and Control, 2020, 27(10): 109-112.

[10] Su Pengzhou, Huang Lu, Fang Yi. Design of a novel 6.25Gb/s CTLE equalizer$$J$$. Microelectronics, 2016(2): 215-218.

[11] Lu D C, Zheng X Q, Lu F X, et al. Design of new CTLE equalizer with negative capacitance structure$$J$$. Electronics Optics & Control, 2022, 29(4): 68-71, 94.