• Optics and Precision Engineering
  • Vol. 28, Issue 5, 1212 (2020)
WEI Chu-liang1,*, CHEN Ru-lin1, GAO Qian2,3, and SUN Zheng-long2,3
Author Affiliations
  • 1[in Chinese]
  • 2[in Chinese]
  • 3[in Chinese]
  • show less
    DOI: 10.3788/ope.20202805.1212 Cite this Article
    WEI Chu-liang, CHEN Ru-lin, GAO Qian, SUN Zheng-long. FPGA-based hardware acceleration for CNNs developed using high-Level synthesis[J]. Optics and Precision Engineering, 2020, 28(5): 1212 Copy Citation Text show less

    Abstract

    To accelerate the forward-propagation process of deep-learning networks, a field-programmable gate array (FPGA) hardware-acceleration system for AlexNet was developed using Vivado High-Level Synthesis (HLS), which can greatly reduce the FPGA development cost. Using Vivado HLS, developers can design hardware architectures on an FPGA platform using C/C++ code instead of a hardware-description language. We implemented AlexNet on an FPGA platform using the HLS tool, and then used the PIPELINE and ARRAY_PARTITION directives to optimize the proposed system. An evaluation of the proposed system shows that its performance is three times better than a traditional computing-platform graphics processing unit (GPU). In the future, owing to the high-level encapsulation, the developed system can be easily transformed into other convolutional neural networks for practical operation, which shows its great portability and practical application value.
    WEI Chu-liang, CHEN Ru-lin, GAO Qian, SUN Zheng-long. FPGA-based hardware acceleration for CNNs developed using high-Level synthesis[J]. Optics and Precision Engineering, 2020, 28(5): 1212
    Download Citation