[1] Kurtti S, Nissinen J, Kostamovaara J. A wide dynamic range CMOS laser radar receiver with a time-domain walk error compensation scheme［J］. IEEE Trans. on Circuits and Systems Ⅰ: Regular Papers, 2017, 64(3): 550-561.

[2] Ximenes Ronchini A, Padmanabhan P, Lee M, et al. A modular, direct time-of-flight depth sensor in 45/65-nm 3-D-stacked CMOS technology［J］. IEEE J. of Solid-State Circuits, 2019, 54(11): 3203-3214.

[3] Bronzi D, Villa F, Tisa S, et al. SPAD figures of merit for photon-counting, photon-timing and imaging applications: A review［J］. IEEE Sensors J., 2016, 16(1): 3-12.

[4] Cho H, Kim C, Lee S. A high-sensitivity and low-walk error LADAR receiver for military application［J］. IEEE Trans. on Circuits and Systems Ⅰ: Regular Papers, 2014, 61(10): 3007-3015.

[5] Machado R, Cabral J, Alves F S. Recent developments and challenges in FPGA-based time-to-digital converters［J］. IEEE Trans. on Instrumentation and Measurement, 2019, 68(11): 4205-4221.

[6] W. Yonggang, L. Chong, Z. Wensong. Two novel designs of multi-phase clocked ultra-high speed time counter on FPGA for TDC implementation［C］// Proc. of 2013 IEEE Nuclear Science Symp. and Medical Imaging Conference (2013 NSS/MIC), 2013: 1-4.

[7] Chen C Y, Li C, Fiorentino M, et al. A LIDAR sensor prototype with embedded 14-bit 52ps resolution ILO-TDC array［J］. Analog Integrated Circuits and Signal Processing, 2018, 94: 369-382.

[8] Jang S, Huang S, Lee C. CMOS quadrature VCO implemented with two first-harmonic injection-locked oscillators［J］. IEEE Microwave and Wireless Components Lett., 2008, 18(10): 695-697.

[9] Nikolic B, Oklobdzija V G, Stojanovic V, et al. Improved sense-amplifier-based flip-flop: design and measurements［J］. IEEE J. of Solid-State Circuits, 2000, 35(6): 876-884.

[10] Staszewski R B, Vemulapalli S, Vallur P, et al. Time-to-digital converter for RF frequency synthesis in 90nm CMOS［C］// 2005 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium-Digest of Papers, 2005: 473-476.