Rui-Ze FENG, Shu-Rui CAO, Zhi-Yu FENG, Fu-Gui ZHOU, Tong LIU, Yong-Bo SU, Zhi JIN. InGaAs/InAlAs InP-based HEMT with the current cutoff frequency of 441 GHz[J]. Journal of Infrared and Millimeter Waves, 2024, 43(3): 329
Copy Citation Text
In this letter, an In0.53Ga0.47As/In0.52Al0.48As InP-based HEMT with fT > 400 GHz was designed and fabricated successfully. A narrow gate recess technology was used to optimize the parasitic resistances. The gate length is 54.4 nm, and the gate width is 2 × 50 μm. The maximum drain current IDS.max is 957 mA/mm, and the maximum transconductance gm.max is 1265 mS/mm. The current gain cutoff frequency fT is as high as 441 GHz and the maximum oscillation frequency fmax reaches 299 GHz, even at a relatively small value of VDS = 0.7 V. The reported device can be applied to terahertz monolithic integrated amplifiers and other circuits.
The InP based terahertz monolithic integrated circuit (TMIC) have potentials for applications in plenty of fields,such as high-resolution security imaging systems[1],revolutionary communication networks[2],and radio astronomy[3]. InP-based InGaAs/InAlAs HEMTs have demonstrated high operating frequency,low noise,high-gain performance,as well as good radiation resistance[4],making them an important device for InP based TMIC.
In recent years,the requirements for higher operation frequency and larger output power of TMIC result in a strong push of THz transistor technologies with current gain cutoff frequency (fT) and maximum oscillation frequency (fmax). The operating frequencies of integrated circuit amplifiers have seen corresponding increase to as high as 1 THz,with InP HEMTs reaching 1.5 THz fmax and 610 GHz fT[5]. And the recent literature reported the current record of fT = 738 GHz with a gate length of 19 nm[6]. Various efforts have been made to improve the fT of InP based HEMTs,such as reducing the gate length (Lg)[7],source-to-drain spacing (LSD)[8],and gate-to-channel distance (tins)[9],as well as optimizing the channel layer[10-11] and the gate recess[12]. All the above measures are for minimizing the parasitic resistances,capacitances and increasing the transconductance.
In this letter,a narrow gate recess technology was used to optimize the parasitic resistances of InP based HEMTs. The In0.53Ga0.47As/In0.52Al0.48As HEMTs with gate length of 54.4 nm were fabricated. The values of fT and fmaxare as high as 441 GHz and 299 GHz,the maximum drain current IDS.max is 957 mA/mm,and the maximum transconductance gm.max is 1265 mS/mm. The InP based HEMTs with such high performances can be applied to terahertz monolithic integrated (TMIC) amplifiers and other circuits.
1 Experiment
The Schematic cross-section of InP-based HEMTs is shown in Fig. 1. The epitaxial layers of the devices were grown by Gas Source Molecular Beam Epitaxy (GSMBE) on 3 inch semi-insulating InP (100) substrates. From bottom to top,the layers consists of a 500-nm In0.52Al0.48As buffer layer,a 10-nm ln0.53Ga0.47As channel layer,a 3-nm unstrained ln0.52Al0.48As spacer layer,Si delta doping layer with 5×1012 cm-2 doping concentration,a 8-nm unstrained ln0.52Al0.48As Schottky barrier layer,a 4-nm InP etch-stop layer for preventing over etching and a 40-nm multi-layer cap layer that combines heavily-droped In0.52Al0.48As/In0.53Ga0.47As and a heavily-droped In0.65Ga0.35As upper cap layer. Hall measurements from a Hall calibration epitaxial layer structure were made at room temperature,showing a carrier mobility of over 10 000 cm2/(Vs).
Figure 1.A schematic cross-section of InP-based HEMT
The fabrication process of InP HEMTs mainly contains five steps,including mesa isolation,ohmic contact formation,gate recesses,T-Gates,and connection pads,which is similar to our previously reported devices [13]. Isolating mesa was formed by phosphoric acid-based wet etching down to the InAlAs buffer layer. Source and drain electrodes were defined by electron beam lithography (EBL) with a 2.4-µm distance. Ti/Pt/Au (15 nm/15 nm/50 nm) was evaporated and lifted off to form the source and drain contacts,with contact resistance measured to be 0.023 Ω•mm and the specific contact resistivity 8.75E-8 Ω•cm2 by TLM method.
Subsequently,the trilayer e-beam resist process was applied to fabricate 50-nm-gate-length T-gates. The gate process was developed by EBL with a PMMA/Al/UVIII (200 nm/10 nm/800 nm) resist stack,which is shown in Fig. 2. The top UVIII resist was exposed by a small dose and wide line. After that,the gate head was determined by TMAH development and rinsed in DI water. Subsequently,the gate foot was defined on a single layer of PMMA resist and was exposed by a big dose and narrow line. This approach allows better focusing at the gate foot exposure step because of the thin PMMA resist. As a result,this process scheme allows a small Lg. After that,the 200 nm gate recess was etched to InP etch-stop layer by H3PO4-solution,and a Ti/Pt/Au (25 nm/25 nm/350 nm) T-gate was evaporated and lifted off. The length of the T-Gate is 54.4 nm,as shown in Fig. 3. Finally,the Ti/Au (15 nm/400 nm) connection pads were evaporated for on-wafer DC and RF characteristics measurements.
Figure 2.The EBL process with a PMMA/Al/UVIII resist stack
DC properties were characterized by using a HP4142 semiconductor parameter analyzer at room temperature. Figure 4(a) shows the current-voltage (I-V) characteristics of the HEMT with Lg = 54.4 nm and gate width Wg = 2×50 μm at room temperature. The gate-source voltage (VGS) is increased from -1.0 V to 0.0 V with step of + 0.2 V,and the drain-source voltage (VDS) changes from 0 V to 1.2 V. The IDS.max @ VGS = 0.0 V is 957 mA/mm. The IDS.max is enhanced compared to our previously reported InP HEMTs[14] and is attributed to the reduction of gate length. The device shows a small value of ON-resistance (RON= 0.667 Ω•mm) due to a relatively narrow gate recess. Because the narrow gate recess leads to reduction of RS and RD[15]. Moreover,the kink effect of the device is negligible due to the introduction of the InP etching-stopper layer.
Figure 4(b) plots the measured transconductance (gm) of the Lg = 54.4 nm device as a function of IDS,for various vaules of VDS from 0.1 V to 0.7 V in + 0.1 V steps. A maximum extrinsic transconductance gm.maxof 1265 mS/mm is achieved at VDS = 0.7 V. The pinch-off voltage is about -0.73 V at VDS = 0.7 V as shown in Fig.3(c).
Cgs [fF/mm]
Cgd [fF/mm]
Cds [fF/mm]
gmi [mS/mm]
gds [mS/mm]
Ri [Ω•mm]
Rg [Ω•mm]
322.1
134.1
1 124
2 431
597.7
0.01
0.346 6
RD [Ω•mm]
RS [Ω•mm]
Rgs [Ω•mm]
Rgd [Ω•mm]
fT_measure [GHz]
fT_model [GHz]
fmax_model [GHz]
0.538 3
0.159 9
375.9
3 617
441
443
299
Table 1. Small-signal model parameters of the Lg = 54.4 nm InGaAs/InAlAs HEMTs at VDS= 0.7 V, with different structures
The RF characteristics were measured using an Agilent E8363B PNA vector network analyzer from 0.1 GHz to 50 GHz. Before the RF test,the equipment was calibrated to eliminate systematic errors due to the environment or test equipment. In order to accurately obtain the S-parameter of the device,we calibrated the test reference surface to the GSG test probe tip. The open and short structures were used to substract pad-related capacitance and inductance components from measured S-parameters. Then,the values of a short-circuit current gain (H21),a maximum available gain and a maximum stable gain (MAG/MSG),and a Mason’s unilateral gain (U) were plotted in Fig. 5(a). The bias condition was at VGS = -0.35 V and VDS= 0.7 V.
Since the test frequency range was limited from 0.1 GHz to 50 GHz,we obtained a value of fT = 441 GHz by extrapolating the measured H21 with a slope of -20 dB/dec. Regarding fmax,it cannot be directly extracted from the measured U or MAG/MSG. This is because it is difficult to observe a decline in the MAG/MSG frequency curve with a slope of -20 dB/dec in a limited test range. Therefore,if the frequency curve of MAG/MSG is extrapolated with -20 dB/dec at 50 GHz,the fmax obtained is a conservative result. So,we constructed a small-signal model that yielded a well behaved U with a single-pole system,as shown in Fig. 5(b)[16]. Using the small-signal model,the values of fmax = 299 GHz and fT = 443 GHz were estimated accurately. The measured fT_measure and the modeled fT_model are similar,increasing the credibility of our model.
Figure 4.(a) DC output characteristics, (b) gm against IDS, and (c) transfer characteristics of the HEMT
Figure 5.(a) The measured and modeled H21, MAG/MSG and U gains versus frequency for the Lg = 54.4 nm InGaAs/InAlAs HEMT at VGS = -0.35 V and VDS = 0.7 V, and (b) small-signal equivalent circuit model used in pervious work[16]
The fT and fmax are expressed as equtions (1) and (2):
, ,
Where Cgs and Cgd are the capacitances in between gate to source and gate to drain; Rg,RS,and RD are the parasitic resistances of gate,source and drain; gmi is the intrinsic transconductance; gds is the conductance between drain and source.
Equations (1) and (2) suggest that Cgs,Cgd,RS,RD,gmiand gds are the key parameters that affect fT and fmax. Table 1 shows small-signal model parameters. These key parameters are all related to the size of the gate recesse and gate length. In terms of fT,the small gate length reduces capacitances and increases gmi. At the same time,the narrow gate recess also reduces the RS and RD. So,these affects lead to a higher fT = 441 GHz. However,the narrow gate recesse correspond to larger values of Cgd/Cgs,and the shorter gate length leads to larger Rg and gds,which leads to a smaller fmax = 299 GHz.
Figure 6 plots the extracted fT as a function of IDS for the same device at VDS = 0.7 V,which consists with the gm against IDS in Fig. 4. The fT of the device exceeds 400 GHz over a wide range of IDS.
Figure 6.Measured fT against IDS of the Lg = 54.4 nm InGaAs/InAlAs HEMT with VDS = 0.7 V
Table 2 shows the reported the performance of InGaAs/InAlAs HEMTs with Lg from 50 nm to 75 nm. What these devices have in common is that the channel of devices are indium-rich InGaAs. And Pt buried gate technology is used to decrease the gate-to-channel distance,resulting the excellent RF performance. Although the values of gm.max and fT are quite different,the larger gm.max corresponds to higher fTin this table. Compared with these results,our device achieved the fT of over 400 GHz with the lowest gm.max,and we need to improve fT through further increasing gm.max in the future.
3 Conclusion
In summary,we have successfully designed and fabricated a 54.4 nm T-gate InGaAs/InAlAs InP-based HEMT with fT > 400 GHz. In order to optimize the parasitic resistances,we adopt a narrow gate recess technology. As a result,the fT reaches as high as 441 GHz with a gm.max of 1265 mS/mm. The fT is expected to be promoted through further increasing gm.max by adopting an Indium-rich channel and a Pt buried gate technology.
Rui-Ze FENG, Shu-Rui CAO, Zhi-Yu FENG, Fu-Gui ZHOU, Tong LIU, Yong-Bo SU, Zhi JIN. InGaAs/InAlAs InP-based HEMT with the current cutoff frequency of 441 GHz[J]. Journal of Infrared and Millimeter Waves, 2024, 43(3): 329