• Microelectronics
  • Vol. 52, Issue 2, 181 (2022)
YU Shanzhe1, ZHOU Ye1, ZHUO Yi1、2, ZHANG Yacong1, LU Wengao1、2, and CHEN Zhongjian1、2
Author Affiliations
  • 1[in Chinese]
  • 2[in Chinese]
  • show less
    DOI: 10.13911/j.cnki.1004-3365.zjea027 Cite this Article
    YU Shanzhe, ZHOU Ye, ZHUO Yi, ZHANG Yacong, LU Wengao, CHEN Zhongjian. Research Progress of Analog-to-Digital Converters for Image Sensors[J]. Microelectronics, 2022, 52(2): 181 Copy Citation Text show less
    References

    [1] BOYLE W S, SMITH G E. Charge coupled semiconductor devices [J]. The Bell Syst Tech J, 1970, 49(4): 587-593.

    [2] OHBA S, NAKAI M, ANDO H, et al. MOS area sensor: part II - low-noise MOS area sensor with antiblooming photodiodes [J]. IEEE J Sol Sta Circ, 1980, 15(4): 747-752.

    [3] FOSSUM E R. Active pixel sensors: are CCDs dinosaurs? [C]// Proc SPIE 1900, Charge-Coupled Devices and Solid State Optical Sensors III. San Jose, CA, USA. 1993: 2-14.

    [4] BIGAS M, CABRUJA E, FOREST J, et al. Review of CMOS image sensors [J]. Microelec J, 2006, 37(5): 433-451.

    [5] IGNJATOVIC Z, MARICIC D, BOCKO M F. Low power, high dynamic range CMOS image sensor employing pixel-level oversampling Σ analog-to-digital conversion [J]. IEEE Sensors J, 2012, 12(4): 737-746.

    [6] LIM S, LEE J, KIM D, et al. A high-speed CMOS image sensor with column-parallel two-step single-slope ADCs [J]. IEEE Trans Elec Dev, 2009, 56(3): 393-398.

    [7] LIU Q, EDWARD A, KINYUA M, et al. A low-power digitizer for back-illuminated 3-D-stacked CMOS image sensor readout with passing window and double auto-zeroing techniques [J]. IEEE J Sol Sta Circ, 2017, 52(6): 1591-1604.

    [8] SNOEIJ M F, THEUWISSEN A J P, MAKINWA K A A, et al. Multiple-ramp column-parallel ADC architectures for CMOS image sensors [J]. IEEE J Sol Sta Circ, 2007, 42(12): 2968-2977.

    [9] PARK H, LEE J, KIM J, et al. High frame-rate VGA CMOS image sensor using non-memory capacitor two-step single-slope ADCs [J]. IEEE Trans Circ Syst I: Regu Pap, 2015, 62(9): 2147-2155.

    [10] KIM H J. 11-bit column-parallel single-slope ADC with first-step half-reference ramping scheme for high-speed CMOS image sensors [J]. IEEE J Sol Sta Circ, 2021, 56(7): 2132-2141.

    [11] LEVSKI D, WANY M, CHOUBEY B. A 1-μs ramp time 12-bit column-parallel flash TDC-interpolated single - slope ADC with digital delay-element calibration [J]. IEEE Trans Circ Syst I: Regu Pap, 2019, 66(1): 54-67.

    [12] TOYAMA T, MISHINA K, TSUCHIYA H, et al. A 177 Mpixel 120 fps CMOS image sensor with 348 Gb/s readout [C]// IEEE ISSCC. San Francisco, CA, USA. 2011: 420-422.

    [13] YEH S F, CHOU K Y, TU H Y, et al. A 066e-rms temporal-readout-noise 3-D-stacked CMOS image sensor with conditional correlated multiple sampling technique [J]. IEEE J Sol Sta Circ, 2018, 53(2): 527-537.

    [14] LE-THAI H, CHAPINAL G, GEURTS T, et al. A 018-μm CMOS image sensor with phase-delay-counting and oversampling dual-slope integrating column ADCs achieving 1e-rms noise at 38-μs conversion time [J]. IEEE J Sol Sta Circ, 2018, 53(2): 515-526.

    [15] CHAE Y, CHEON J, LIM S, et al. A 21 Mpixels, 120 Frame/s CMOS image sensor with column-parallel Σ ADC architecture [J]. IEEE J Sol Sta Circ, 2011, 46(1): 236-247.

    [16] LEE I, KIM B, LEE B G. A low-power incremental delta-sigma ADC for CMOS image sensors [J]. IEEE Trans Circ Syst II: Expr Bri, 2016, 63(4): 371-375.

    [17] XHAKONI A, LE-THAI H, GEURTS T, et al. PTC-based sigma-delta ADCs for high-speed, low-noise imagers [J]. IEEE Sensors J, 2014, 14(9): 2932-2933.

    [18] JO Y R, HONG S K, KWON O K. A multi-bit incremental ADC based on successive approximation for low noise and high resolution column-parallel readout circuits [J]. IEEE Trans Circ Syst I: Reg Pap, 2015, 62(9): 2156-2166.

    [19] CHEND G, TANG F, BERMAK A. A low-power pilot-DAC based column parallel 8 b SAR ADC with forward error correction for CMOS image sensors [J]. IEEE Trans Circ Syst I: Regu Pap, 2013, 60(10): 2572-2583.

    [20] XIE S, THEUWISSEN A. A 10 bit 5 MS/s column SAR ADC with digital error correction for CMOS image sensors [J]. IEEE Trans Circ Syst II: Expr Bri, 2020, 67(6): 984-988.

    [21] KIM H J, HWANG S I, KWON J W, et al. A delta-readout scheme for low-power CMOS image sensors with multi-column-parallel SAR ADCs [J]. IEEE J Sol Sta Circ, 2016, 51(10): 2262-2273.

    [22] KIM M, HONG S, KWON O. A small-area and energy-efficient 12-bit SA-ADC with residue sampling and digital calibration for CMOS image sensors [J]. IEEE Trans Circ Syst II: Expr Bri, 2015, 62(10): 932-936.

    [23] ZHANG Q, NING N, LI J, et al. A high area-efficiency 14-bit SAR ADC with hybrid capacitor DAC for array sensors [J]. IEEE Trans Circ Syst I: Regu Pap, 2020, 67(12): 4396-4408.

    [24] FURUTA M, NISHIKAWA Y, INOUE T, et al. A high-speed, high-sensitivity digital CMOS image sensor with a global shutter and 12-bit column-parallel cyclic A/D converters [J]. IEEE J Sol Sta Circ, 2007, 42(4): 766-774.

    [25] KITAMURA K, WATABE T, SAWAMOTO T, et al. A 33-megapixel 120-frames-per-second 25-watt CMOS image sensor with column-parallel two-stage cyclic analog-to-digital converters [J]. IEEE Trans Elec Dev, 2012, 59(12): 3426-3433.

    [26] BAZES M. Two novel fully complementary self-biased CMOS differential amplifiers [J]. IEEE J Sol Sta Circ, 1991, 26(2): 165-168.

    [27] KLEINFELDER S, LIM S H, LIU X Q, et al. A 10000 frames/s CMOS digital pixel sensor [J]. IEEE J Sol Sta Circ, 2001, 36(12): 2049-2059.

    [28] SAKAKIBARA M, OGAWA K, SAKAI S, et al. A 69-μm pixel-pitch back-illuminated global shutter CMOS image sensor with pixel-parallel 14-bit subthreshold ADC [J]. IEEE J Sol Sta Circ, 2018, 53(11): 3017-3025.

    YU Shanzhe, ZHOU Ye, ZHUO Yi, ZHANG Yacong, LU Wengao, CHEN Zhongjian. Research Progress of Analog-to-Digital Converters for Image Sensors[J]. Microelectronics, 2022, 52(2): 181
    Download Citation