# Effect of annealing temperature on interfacial and electrical performance of Au–Pt–Ti/HfAlO/InAlAs metal–oxide–semiconductor capacitor

He Guan(关赫)[†](#page-0-0), Cheng-Yu Jiang(姜成语), and Shao-Xi Wang(王少熙)

Northwestern Polytechnical University, Xi'an 710072, China

(Received 12 March 2020; accepted manuscript online 17 April 2020)

HfAlO/InAlAs metal–oxide–semiconductor capacitor (MOS capacitor) is considered as the most popular candidate of the isolated gate of InAs/AlSb high electron mobility transistor (HEMT). In order to improve the performance of the HfAlO/InAlAs MOS-capacitor, samples are annealed at different temperatures for investigating the HfAlO/InAlAs interfacial characyeristics and the device's electrical characteristics. We find that as annealing temperature increases from 280 ◦C to 480 ◦C, the surface roughness on the oxide layer is improved. A maximum equivalent dielectric constant of 8.47, a minimum equivalent oxide thickness of 5.53 nm, and a small threshold voltage of −1.05 V are detected when being annealed at 380 ◦C; furthermore, a low interfacial state density is yielded at 380 ◦C, and this can effectively reduce the device leakage current density to a significantly low value of  $1 \times 10^{-7}$  A/cm<sup>2</sup> at 3-V bias voltage. Therefore, we hold that 380 ℃ is the best compromised annealing temperature to ensure that the device performance is improved effectively. This study provides a reliable conceptual basis for preparing and applying HfAlO/InAlAs MOS-capacitor as the isolated gate on InAs/AlSb HEMT devices.

Keywords: HfAlO/InAlAs MOS-capacitor, annealing temperature, interface, leakage current

PACS: 67.30.hp, 68.37.-d, 61.72.uj DOI: [10.1088/1674-1056/ab8a34](http://dx.doi.org/10.1088/1674-1056/ab8a34)

### 1. Introduction

Compared with traditional high electron mobility transistor (HEMT) based on GaAs, InAs/AlSb HEMT has a high electron mobility and electron saturation drift speed in channel, which has a good application prospect in high speed, low power, and low noise circuits.<sup>[\[1](#page-5-0)[–4\]](#page-5-1)</sup> However, due to the type-II alignment energy band structure of InAs/AlSb heterojunction, and the lack of effective electron barrier layer from the InAs channel layer to the gate, electron transporting channels are generated, making the channel electrons easy to leak to the gate and form gate electron leakage current (Schottky leakage current), which is an intrinsic issue affecting the performance of InAs/AlSb HEMTs.<sup>[\[3](#page-5-2)[,5\]](#page-5-3)</sup> Especially, when the gate length decreases to a size of 0.18 µm or less, the present Schottky gate structure commonly used in InAs/AlSb HEMTs is much less effective in suppressing gate leakage current.  $[6,7]$  $[6,7]$ As reported, a high-*k* dielectric oxide layer deposited between the InAlAs protective layer and the gate metal can form a metal/high-*k*/InAlAs MOS-capacitor (metal–oxide– semiconductor capacitor), which can be used as an insulating gate structure to effectively suppress gate leakage.<sup>[\[7–](#page-5-5)[9\]](#page-5-6)</sup> Currently,  $Al_2O_3$  and  $HfO_2$  are the most commonly used high $k$  materials that are deposited on InAlAs.<sup>[\[10–](#page-5-7)[12\]](#page-5-8)</sup> In contrast, HfAlO presents a higher dielectric constant than  $Al_2O_3$ , which helps to form higher effective oxide thickness (EOT) under the same physical oxide thickness. Besides, compared with HfO2, HfAlO has the low frequency dispersion and high thermal stability.[\[9](#page-5-6)[,13,](#page-5-9)[14\]](#page-5-10) Therefore, HfAlO is considered as a candidate that can improve high-*k* dielectric on InAlAs for MOS capacitor isolated gate application.<sup>[\[15\]](#page-5-11)</sup> In the preparation of HfAlO/InAlAs MOS-capacitor samples, annealing temperature markedly affects the oxide–semiconductor interface quality and the device performance.  $[16-19]$  $[16-19]$  Since the low crystallization temperature of InAlAs material is about 400 ◦C, the annealing temperature scheme of high-*k*/InAlAs process would be very different from other high-*k*/III–V processes, such as high- $k$  on GaN, GaAs, and InAs.<sup>[\[20](#page-5-14)[,21\]](#page-5-15)</sup> In order to investigate the effects of annealing temperature on the interfacial and electrical characteristics of high-*k*/InAlAs/metal MOScapacitor device for a better device performance, we prepare Au–Pt–Ti/HfAlO/InAlAs MOS-capacitor samples that are annealed at different temperatures of 280, 330, 380, 430, and 480  $°C$ . The surface roughness of oxide layer is tested by atomic force microscope (AFM) and the chemical composition of the HfAlO/InAlAs interface is tested by x-ray photoelectron spectroscopy (XPS). Parameters such as EOT, the equivalent dielectric constants of the oxide layer ( $\varepsilon_{ox}$ ), the values of threshold voltage  $(V<sub>th</sub>)$ , and the values of interfacial state density  $(D<sub>it</sub>)$  of samples annealed at different temperatures are extracted and analyzed through capacitance–voltage (*C*–*V*) testing, and the leakage current of the samples are detected and compared. A better understanding of the interfacial characteristics and electrical properties of HfAlO/InAlAs MOS-capacitors at diverse annealing temperatures will help

<span id="page-0-0"></span><sup>†</sup>Corresponding author. E-mail: [he.guan@nwpu.edu.cn](mailto:he.guan@nwpu.edu.cn)

to determine the best annealing temperature in order to further improve the performance of the device.

## 2. Experiment and method

The structure diagram of the Au-Pt-Ti/HfAlO/InAlAs MOS capacitor is shown in Fig. [1\(a\).](#page-1-0) A 500-nm  $In<sub>0.5</sub>Al<sub>0.5</sub>As$ layer was grown on a semi-isolated InP substrate by molecular beam epitaxy. The InAlAs surface was immersed in the 36%–38%-HCl solution for 1 min and 7%-(NH4)S solution for 15 min to remove native oxides and As–O compounds in sequence, then the films were dried in  $N_2$  atmosphere. The InAlAs surface was characterized by atomic force microscopy (AFM) in the contact mode. Then we used the atomic layer deposition (ALD) process to deposit a 12-nm HfAlO layer on InAlAs as the oxide layer. The HfAlO deposition was realized by alternately growing  $HfO<sub>2</sub>$  and  $Al<sub>2</sub>O<sub>3</sub>$  with ratio of 1:2, and the details of ALD process have been reported in our previous paper (see Ref. [\[9\]](#page-5-6)) as shown below. For each cycle of HfO<sup>2</sup> deposition, we passed the precursor of Hf element as TEMAH for 1 s, then passed  $N_2$  for 2 s in order to drive off the Hf-based residues, and passed the precursor of O element as H<sub>2</sub>O for 1 s, finally passed  $N_2$  for 2 s in order to deliver out total residues. For each cycle of  $Al_2O_3$  deposition, we passed the precursor of Al element as TEM for 0.5 s, then passed  $N_2$ for 2 s in order to transfer the Al-base residue out, then passed the precursor of O element as  $H<sub>2</sub>O$  for 0.5 s, finally passed  $N_2$  for 2 s in order to deliver out total residues. The oxide layers were then annealed in  $N_2$  at temperatures of 280, 330, 380, 430, and 480  $\degree$ C, respectively. The annealing process was that temperature rised from room temperature to the annealing temperature within 5 s, and then reached the preset annealing

<span id="page-1-0"></span>

Fig. 1. (a) Structure diagram of MOS capacitor, and (b) equivalent circuit of the MOS capacitor.

temperature in 60 s, with the temperature fluctuating in a range of  $\pm 2$  °C; finally, the sample naturally cooled to room temperature from the annealing temperature within 300 s. After the oxide layer was annealed, a Ti/Pt/Au metal stack electrode was grown on the surface of the oxide layer. The area of the smallest electrode was 150  $\mu$ m  $\times$ 150  $\mu$ m, and the area of the largest electrode was 100 times that of the smallest electrode. The equivalent circuit of this MOS structure is shown in Fig. [1\(b\).](#page-1-0)

The measured capacitance is approximately considered as the capacitor with small electrode  $(C_1)$  according to the following equation:

$$
C = \frac{1}{1/C_3 + 1/C_2} = \frac{1}{4\pi kd/\epsilon S_1 + 4\pi kd/\epsilon S_2} \approx C_1, \quad (1)
$$

where *d* is the thickness of layer, *k* is Boltzmann constant, and  $\varepsilon$  is the oxide dielectric constant. This layout is advantageous for applying a high gate voltage to the small electrode for high precision  $C-V$  measurements.<sup>[\[9,](#page-5-6)[22\]](#page-5-16)</sup> The photograph of electrode is shown in Fig. [2.](#page-1-1)

<span id="page-1-1"></span>

Fig. 2. Photograph of Ti/Pt/Au metal electrode.

# 3. Results and discussion

In order to analyze the effects of annealing temperature on the HfAlO/InAlAs interfacial and the device's electrical characteristics of the Au–Pt–Ti/HfAlO/InAlAs MOS capacitor, the detailed discussion is carried out based on the AFM, x-ray photoelectron spectroscopy (XPS), capacitance (*C*)–voltage (*V*) test, and leakage current results.

#### 3.1. AFM

The AFM (equipment information: Bruker, Dimension Icon) test is applied to oxide surface with an area of  $5 \mu m \times 5 \mu m$ . The AFM images of the samples are shown in Fig. [3,](#page-2-0) and the root-mean-square (RMS) values of the surface roughness of the samples are illustrated in Fig. [4.](#page-2-1) It is find that the RMS roughness decreases as annealing temperature increases. This indicates that the higher annealing temperature is crucial to the improvement of the compactness and homogeneity of oxide–semiconductor interface and oxide layer, leading the oxide surface to lower roughness. The oxide layer with less surface roughness can better combine with the metal to reduce the leakage channel in the metal, thus effectively restraining the leakage current.

<span id="page-2-0"></span>

Fig. 3. AFM line scan of HfAlO/InAlAs surfaces of samples annealed at (a) 330 ◦C, (b) 380 ◦C, (c) 430 ◦C, and (d) 480 ◦C.

<span id="page-2-1"></span>

Fig. 4. RMS roughness value *versus* PDA temperature of the samples.

## 3.2. XPS

An Ar ion beam sputter source is used in the XPS system with a beam current density of  $1.067 \times 10^{-5}$  A/cm<sup>2</sup> under  $1.2 \times 10^4$  V.

Figure [6](#page-3-0) shows the XPS results of the samples annealed in different temperatures after 30-s etching (an etching time of 30 s corresponds to a depth of oxide layer of approximately 6 nm). The dry etching with physical spurring method is adopted to avoid any influence on the element composition of the interface under examination. As the annealing temperature increases, the As<sub>3d</sub> peak moves toward higher binding energy [Fig.  $5(a)$ ] since the HfAl–O chemical bond becomes easier to break and then combine with As to form an As–O compound as the annealing temperature rises. As–O compounds degrade the interface quality by increasing the additional interface states. The  $Hf_{4f}$  energy spectra at different annealing temperatures are shown in Fig.  $5(b)$ . The Hf<sub>4f</sub> peaks of the samples move toward low binding energy with annealing temperature rising. This indicates that the  $HfO<sub>2</sub>$  content increases and HfAlO content decreases as the annealing temperature goes up. (The Hf binding energy of HfO2 is assigned as a value of 17.2 eV lower than that of HfAlO  $(18.4 \text{ eV}^{[23]}).$  $(18.4 \text{ eV}^{[23]}).$  $(18.4 \text{ eV}^{[23]}).$ This can be explained by that Hf–Al–O bond is stable at low annealing temperatures; however, as the annealing temperature increases, the Hf–Al–O bond absorbs enough energy to break, and the atomic thermal motion in the oxide layer becomes more intense, thus, the probability of oxygen atoms combining with the Hf atom to form  $HfO<sub>2</sub>$  increases and the  $HfO<sub>2</sub>$  content augments. The  $HfO<sub>2</sub>$  is less dense than  $HfAIO$ , resulting in elements easily entering from the semiconductor layer into the oxide layer, at the sacrifice of the overall quality of the oxide layer. The  $Al_{2p}$  energy spectra are shown in Fig.  $5(c)$ . The Al<sub>2p</sub> energy spectrum also exhibits the same trend as the Hf<sub>4f</sub> energy spectrum. As the annealing temperature increases, the  $Al_{2p}$  peak shifts toward low binding energy, owing to bonding with oxygen atoms by Al atoms in the oxide layer to form Al–O compounds. As shown in Fig. [5\(d\),](#page-3-1) the In3d concentrations of the sample at different annealing temperatures are very small which can be neglected. It indicates that In element has a weak diffusivity in the HfAlO, and the annealing temperature has little effect on it. The interface between the oxide and semiconductor layer is exposed when the oxide layer was etched for 60 s by the spurring method. We fit the peaks of the  $O_{1s}$  spectrum to analyze the interfacial characteristics of HfAlO/InAlAs. To highlight the differences between samples at different annealing temperatures, we only consider the samples annealed, respectively, at 280, 380, and 480 ◦C. The content values of different oxides by peak fitting results with Advantage software are shown in Fig. [6.](#page-3-0) The content of interfacial impurities increases obviously as the annealing temperature reaches 480 ◦C, while the rise of the interfacial impurity content (*e*.*g*., As–O, In–O, and Al–O) is not obvious below 380 ◦C. By analyzing the XPS results of the five samples, it is found that selecting a lower annealing temperature is preferable for suppressing the impurity content inside the oxide layer and improving the interface quality of HfAlO/InAlAs MOS-capacitors.

<span id="page-3-1"></span>

**Fig. 5.** XPS results after annealing processing of (a) As 3d, (b) Hf 4f, (c) Al 2p, (d) In  $3d_{2/5}$ .

<span id="page-3-0"></span>

Fig. 6. Interfacial oxide content under annealing temperatures of 280, 380, and 480 °C.

#### 3.3. *C*–*V* TEST

High-frequency capacitance (*C*)–voltage (*V*) testing of the HfAlO/InAlAs structure is carried out with Agilent B1500 equipment at 1 MHz. As shown in Fig. [7,](#page-3-2) for the samples annealed at 280, 330, and 380 ◦C, the accumulation capacitance  $(C<sub>ox</sub>)$  increases as the annealing temperature rises, showing an upward trend due to a higher annealing temperature is helpful in suppressing the formation of traps in oxide layer. However, an obvious accumulation zone cannot be observed in the *C*– *V* curves as the annealing temperature gradually increases to 430  $\degree$ C and 480  $\degree$ C, which is due to the fact that some oxide impurities (*e*.*g*., As–O, In–O, and Al–O) are formed in the oxide layer when the annealing temperature exceeds 380 ◦C, and it seriously degrades the interface quality and leads to a large leakage current. The leakage makes the charges under the oxide layer constantly change, resulting in a change of capacitance value. Thus, an accumulation region cannot form. This result indicates that a certain increase of annealing temperature can improve the capacitor performance. However, excessive temperature over 380 ◦C is not of benefit to the device performance.

<span id="page-3-2"></span>

Fig. 7. The *C*–*V* characteristics of HfAlO/InAlAs MOS-capacitor at different annealing temperatures.

The EOT,  $\varepsilon_{ox}$ , and  $V_{th}$  of the HfAlO/InAlAs MOS-capacitor are extracted<sup>[\[10,](#page-5-7)[24,](#page-5-18)[25\]](#page-5-19)</sup> as given in Table [1.](#page-4-0) The EOT decreases with annealing temperature going up from 280 ◦C to  $380 °C$ , and then increases as the annealing temperature gradually increases from 380  $\degree$ C to 480  $\degree$ C. The sample with an annealing temperature of 380 °C has the smallest EOT (5.53 nm) and its  $\varepsilon_{ox}$  is the largest (8.47). Thus, when the equivalent oxide layer thickness is uniform, the sample with  $380 °C$  annealing process allows a larger physical thickness of the oxide layer, which can better suppress the gate leakage current. The flat band capacitance  $(C_{FB})$  shows the same trend as the  $\varepsilon_{ox}$ , and its maximum value is achieved when annealing temperature is 380  $°C$ . The  $V_{th}$  is extracted by the method given in

Ref. [\[20\]](#page-5-14). It is found that the sample under annealing temperature of 380 °C indicates a low  $V_{\text{th}}$  of −1.05 V. A reduction of *V*th is of benefit to reducing the power consumption of the device. It is noted that when the annealing temperature is raised to 430  $\degree$ C, the extraction error of  $V_{th}$  is large due to the deterioration of the *C*–*V* curve. By analyzing the parameters of EOT,  $V_{\text{th}}$  and other parameters, selecting the 380- $\textdegree$ C annealing process can be helpful in reducing the leakage current and the device power consumption.

The electrical parameters extracted from the *C*–*V* measurements for HfAlO/InAlAs MOS-capacitor with different annealing temperatures are shown in Table [1.](#page-4-0)

<span id="page-4-0"></span>Table 1. Electrical parameters extracted from *C*–*V* measurements for HfAlO/InAlAs MOS-capacitor with different annealing temperatures.

Annealing temperature/°C	$C_{ox}/(\mu\text{F/cm}^2)$	EOT/nm	$\varepsilon_{\rm ox}$	$C_{\text{FB}}/(\mu\text{F/cm}^2)$	$V_{\rm FB}/V$	$V_{\text{th}}/V$
280	0.34	7.30	6.41	0.31	0.01	1.33
330	0.47	5.85	8.00	0.36	0.23	0.97
380	0.59	5.53	8.47	0.37	0.12	1.05
430	0.63	8.92	5.24	0.27	0.21	1.70
480	0.39	8.11	5.77	0.29	0.34	1.76

We analyze the interfacial trap density  $(D_{it})$  results according to the Terman method from  $C-V$  test result.<sup>[\[26\]](#page-5-20)</sup> Here, we use three typical temperatures: 280 ◦C, 380 ◦C, and 480 ◦C to investigate the influence of difference in annealing temperature. The values of  $D_{it}$  are obtained as shown in Fig. [8.](#page-4-1) The  $D_{it}$  value is lowest for the sample annealed at 380 °C. This is basically consistent with the XPS results we analyzed above. The sample annealed at 380 ◦C has fewer oxygen vacancies and other defects on the HfAlO–InAlAs interface. Thus, the sample annealed at 380 °C presents lower interfacial states. While, some elements such as Al and As are easier to combine with vacancy oxygen and other dangling bonds to form interface states for the sample annealed at 480 ◦C, thus it shows the highest  $D_{it}$  value. It is noted that since there is no obvious accumulation region on the *C*–*V* curve of the sample annealing at 480  $\degree$ C, the  $D_{it}$  extraction under this condition is not accurate and is only used as an analysis reference. Especially, the application on high-*k*/InAlAs interface is tricky because of the Fermi level pinning effect caused by the high interfacial state density. The method to suppress the Fermi level pinning effect will be discussed in our next research.

<span id="page-4-1"></span>

Fig. 8. Interfacial state density ( $D<sub>it</sub>$ ) of HfAlO/InAlAs MOS-capacitor with different annealing temperatures.  $(E_t - E_i)$  indicates the distance from energy level of interface trap state (*E*t) to intrinsic Fermi level (*E*<sup>i</sup> ).

#### 3.4. Leakage current

Figure [9](#page-4-2) shows the leakage current densities of the HfAlO/InAlAs MOS-capacitor at different annealing temperatures. Because the leakage current is mainly contributed from the defects or oxygen vacancies near HfAlO/InAlAs interface, the sample with 380 ◦C presents the lowest leakage current which is consistent with the above results of  $D_{it}$ . Especially, the leakage current density is significantly low, specifically, it is  $1 \times 10^{-7}$  A/cm<sup>2</sup> at 3-V bias voltage under annealing temperature of 380 ◦C, and it is one order of magnitude lower than under annealing temperatures of 280 ◦C and 480 ◦C. Furthermore, it is a very low value of leakage current density and is well compared with the values of the existing reports of high*k*/InAlAs MOS capacitors in Refs. [\[9,](#page-5-6)[12](#page-5-8)[,15](#page-5-11)[,22\]](#page-5-16).

<span id="page-4-2"></span>

Fig. 9. Leakage current densities of HfAlO/InAlAs MOS-capacitor at different annealing temperatures.

#### 4. Conclusions

In this paper, the effects of postdeposition annealing temperature on the interface and electrical properties of HfAlO/InAlAs MOS-capacitors are investigated in detail. Our experimental results illustrate that as annealing temperature

increases from 280 ◦C to 480 ◦C, the oxide layer surface roughness is improved; however, the diffusion of impurity particles inside the oxide layer increases. The HfAlO/InAlAs MOS-capacitor annealed at 380 ◦C has small values of EOT and  $V_{\text{th}}$ ; furthermore, the device annealed at 380  $\degree$ C presents a low  $D_{it}$  which can drastically reduce the leakage current density down to a significantly value of  $1 \times 10^{-7}$  A/cm<sup>2</sup> at 3-V bias voltage. Therefore, by making a compromise among the oxide surface roughness, the oxide layer, the interface layer quality, and the electrical performances, we adopt 380 ◦C as the best annealing temperature to make the device performance meet the demands. This study provides a reliable conceptual basis for preparing and applying the InAs/AlSb HEMT devices.

## References

- <span id="page-5-0"></span>[1] Moschetti G, Wadefalk N and Nilsson P A 2011 *[Solid State Electron.](https://doi.org/10.1016/j.sse.2011.06.048)* [64](https://doi.org/10.1016/j.sse.2011.06.048) 47
- [2] Haddadi A, Chevallier R and Dehzangi A 2017 *Appl. Phys. Lett.* 110 101
- <span id="page-5-2"></span>[3] Guan H, Lv H L, Guo H and Zhang Y M 2015 *[J. Appl. Phys.](https://doi.org/10.1063/1.4935542)* 118 [195702](https://doi.org/10.1063/1.4935542)
- <span id="page-5-1"></span>[4] Malmkvist M, Lefebvre E, Borg M, Desplanque L, Wallart X and Dambrine G 2018 *[IEEE Trans. Microwave Theory & Tech.](https://doi.org/10.1109/TMTT.2008.2006798)* 56 2685
- <span id="page-5-4"></span><span id="page-5-3"></span>[5] Guan H and Guo H 2017 *[Chin. Phys. B](https://doi.org/10.1088/1674-1056/26/5/058501)* 26 058501
- [6] Moschetti G, Wadefalk N and Nilsson P A 2012 *[IEEE Microwave &](https://doi.org/10.1109/LMWC.2011.2182637) [Wireless Compon. Lett.](https://doi.org/10.1109/LMWC.2011.2182637)* 22 144
- <span id="page-5-5"></span>[7] Cui X R and Lv H L 2018 *J. Infrared & Millimeter Waves* 37 385
- [8] Hashizume T, Ootomo S and Inagaki T 2003 *[J. Vac. Sci. Technol. B](https://doi.org/10.1116/1.1585077)* 21 [1828](https://doi.org/10.1116/1.1585077)
- <span id="page-5-6"></span>[9] Guan H and Lv H L 2018 *[Thin Solid Film](https://doi.org/10.1016/j.tsf.2018.07.009)* 661 137
- <span id="page-5-7"></span>[10] Wu L F, Zhang Y M and Lv H L 2015 *[Jpn. J. Appl. Phys.](https://doi.org/10.7567/JJAP.54.110303)* 54 110303
- [11] Liu L N, Choi H W, Xu J P and Tang W M 2007 *[IEEE Trans. Electron](https://doi.org/10.1109/TED.2017.2777938) [Dev.](https://doi.org/10.1109/TED.2017.2777938)* 65 72
- <span id="page-5-9"></span><span id="page-5-8"></span>[12] Jin C J, Lv H L, Zhang Y M and Guan H 2016 *[Thin Solid Films](https://doi.org/10.1016/j.tsf.2016.10.019)* 619 48
- [13] Mikhelashvili V, Meyler B and Shneider J 2005 *[Microelectron. Reliab.](https://doi.org/10.1016/j.microrel.2004.11.022)* 45 [933](https://doi.org/10.1016/j.microrel.2004.11.022)
- <span id="page-5-11"></span><span id="page-5-10"></span>[14] Gao J, He G and Liu M 2017 *[J. Alloys Compd.](https://doi.org/10.1016/j.jallcom.2016.08.289)* 691 504
- [15] Jin C J, Lv H L, Zhang Y M and Guan H 2016 *[Solid-State Electron.](https://doi.org/10.1016/j.sse.2016.06.006)* [123](https://doi.org/10.1016/j.sse.2016.06.006) 106
- <span id="page-5-12"></span>[16] Lin Y C, Trinh H D and Chuang T W 2013 *[IEEE Electron Dev. Lett.](https://doi.org/10.1109/LED.2013.2272083)* 34 [1229](https://doi.org/10.1109/LED.2013.2272083)
- [17] Trinh H, Lin Y, Wang H, Chang C, Kakushima K and Iwai H 2012 *Appl. Phys. Express* 5 1104
- [18] Altuntas H, Donmez I, Ozgit-Akgun C and Biyikli N 2014 *[J. Vac. Sci.](https://doi.org/10.1116/1.4875935) [Technol. A](https://doi.org/10.1116/1.4875935)* 32 041504
- <span id="page-5-13"></span>[19] Liu C, Zhang Y M, Zhang Y M and Lv H L 2014 *J. Appl. Phys.* 116 142101
- <span id="page-5-14"></span>[20] Maleev N A, Bobrov M A, Kuzmenkov A G, Vasil'Ev A P and Kulagina M M 2018 *[Tech. Phys. Lett.](https://doi.org/10.1134/S1063785018100103)* 44 862
- <span id="page-5-15"></span>[21] Asif M, Chen C, Peng D, Xi W and Zhi J 2018 *[Solid State Electron.](https://doi.org/10.1016/j.sse.2018.02.001)* [142](https://doi.org/10.1016/j.sse.2018.02.001) 36
- <span id="page-5-17"></span><span id="page-5-16"></span>[22] Guan H and Jing C Y 2018 *[Coating](https://doi.org/10.3390/coatings8120417)* 8 417
- [23] Brennan B, Galatage R V and Thomas K 2013 *J. Appl. Phys.* 114 317
- <span id="page-5-18"></span>[24] Inci D, Cagla O and Necmi B 2013 *[J. Vac. Sci. Technol. A](https://doi.org/10.1116/1.4758782)* 31 01A110
- <span id="page-5-19"></span>[25] Guan H, Lv H L, Guo H, Zhang Y M, Zhang Y M and Wu L F [2015](https://doi.org/10.1088/1674-1056/24/12/126701) *[Chin. Phys. B](https://doi.org/10.1088/1674-1056/24/12/126701)* 24 126701
- <span id="page-5-20"></span>[26] Terman L M 1962 *[Solid State Electron.](https://doi.org/10.1016/0038-1101(62)90111-9)* 5 285