Heterogeneous integration technology for the thermal management of Ga₂O₃ power devices

Genquan Han^{1, †}, Tiangui You², Yibo Wang³, Zheng-Dong Luo¹, Xin Ou², and Yue Hao¹

¹School of Microelectronics, Xidian University, Xi'an 710071, China

²State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China

³Suzhou institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences, Suzhou 215123, China

Citation: G Q Han, T G You, Y B Wang, Z D Luo, X Ou, and Y Hao, Heterogeneous integration technology for the thermal management of Ga₂O₃ power devices[J]. *J. Semicond.*, 2023, 44(6), 060301. https://doi.org/10.1088/1674-4926/44/6/060301

The more severe phonon–phonon scattering in gallium oxide (Ga_2O_3) crystals leads to lower thermal conductivity compared to most other semiconductor materials. To address this issue and enhance the heat dissipation in Ga_2O_3 devices, one practical solution is to integrate Ga_2O_3 with a highly thermally conductive substrate, such as SiC and Si. Currently, there are three methods employed for the heterogeneous integration of Ga_2O_3 with highly thermally conductive substrates: mechanical exfoliation, hetero-epitaxy growth, and ion-cutting technique.

Mechanical exfoliation involves splitting Ga_2O_3 thin flakes with a thickness ranging from 20 to 400 nm from the bulk Ga_2O_3 due to its large lattice constant along the [100] direction^[1]. These exfoliated thin flakes can be integrated heterogeneously onto any substrate using van der Waals interaction. The thin flakes retain good crystal quality and a smooth interface similar to bulk Ga_2O_3 due to the lossless transfer process. However, mechanical exfoliation is not suitable for wafer-scale manufacturing as it can only fabricate thin flakes of around a few micrometers in size with uncontrollable thickness and uniformity. Moreover, the weak intermolecular forces between Ga_2O_3 thin flakes and the substrate hinder the heat transport across the heterogeneous interface^[2].

The direct growth of Ga_2O_3 thin films on highly thermally conductive substrates provides more flexibility. Various epitaxy methods such as molecular beam epitaxy (MBE), lowpressure chemical vapor deposition (LPCVD), and pulsed laser deposition (PLD) have been used to grow high-quality Ga_2O_3 thin films on these substrates. However, the hetero-epitaxially grown Ga_2O_3 thin films have a higher full-width at halfmaximum (FWHM) of 558 arcsec in the X-ray diffraction (XRD) rocking curves compared to homoepitaxial Ga_2O_3 thin films^[3]. Lattice mismatch and substrate oxidation during the epitaxy process are key issues that need to be addressed.

The ion-cutting technique has proven to be an elegant method for heterogeneous integration. It involves splitting a high-quality wafer-scale thin film from a bulk wafer through hydrogen (H) or/and helium (He) ion implantation, creating a damage layer below the wafer surface. The sliced thin film is then transferred onto a handle wafer via a wafer bonding pro-

Correspondence to: G Q Han, gqhan@xidian.edu.cn Received 22 MAY 2023.

©2023 Chinese Institute of Electronics

cess, as shown in Fig. 1^[4]. The exfoliated wafer-scale thin film maintains good crystallization quality similar to the donor bulk, and the remaining bulk can be recycled to lower the process cost. Ga_2O_3 , being an ultra-wide bandgap semiconductor, is particularly suitable for the ion-cutting technique as it efficiently extracts heat from its active layer to the highly thermally conductive substrate. In 2019, we first realized a wafer-scale single-crystalline Ga_2O_3 thin film heterogeneously integrated onto high thermal conductivity substrates (Si and SiC) using the ion-cutting technique with H implantation and surface-activated bonding process. The resulting wafer had a size of 2 inches with a Ga_2O_3 thickness nonuniformity of less than 2%. A post-annealing process at 900 °C for 30 min resulted in an FWHM of 90 arcsec in the XRD rocking curves, which is very close to that of the donor bulk Ga_2O_3 .

The difficulty in splitting Ga₂O₃ thin films arises from the low utilization ratio of H ions, which is around 9%, and the large activation energy of 2.28 eV in bulk Ga₂O₃. This necessitates a much higher implantation fluence compared to other materials. Regarding wafer bonding, two different methods are employed: surface activated bonding (SAB) and hydrophilic bonding. SAB enables the achievement of a strong bonding strength at room temperature without the need for wet chemical cleaning. However, SAB involves a sputtering process that can negatively impact the crystallinity of the thin film surface and further degrade the thermal and electrical properties at the heterogeneous interface. An alternative approach is hydrophilic bonding, which occurs at an elevated temperature. This method minimizes significant damage to the wafer surfaces and helps resist thermal stress during the exfoliation process. By employing hydrophilic bonding, a 2-inch Ga₂O₃ thin film was successfully transferred onto a SiC substrate^[5].

The heterogeneous integration of Ga_2O_3 with a highly thermally conductive substrate leads to a significant improvement in **thermal dissipation** for Ga_2O_3 devices. When compared to Ga_2O_3 bulk wafers, Ga_2O_3 /SiC heterostructures exhibit a much faster thermal relaxation speed. Lateral Schottky barrier diodes fabricated on Ga_2O_3 -on-SiC (GaOSiC) heterogeneous wafers also demonstrate improved thermal dissipation compared to those on Ga_2O_3 bulk. The high thermal conductivity of the SiC substrate allows GaOSiC SBDs to reach a peak rising temperature that is only one quarter of that observed on Ga_2O_3 bulk when subjected to the same applied power^[6]. The heterogeneous integration of Ga_2O_3 on SiC or Si



Fig. 1. (Color online) The process flow for transferring β -Ga₂O₃ thin film onto SiC (or Si) by ion-cutting. Reprinted from Xu *et al.*^[4]. Copyright 2021, with permission from IEEE.



Fig. 2. (Color online) Benchmarking the measured μ_{eff} of GaOSiC MOSFETs against the reported Hall mobility and μ_{eff} of bulk β -Ga₂O₃ materials and devices (data from Ref. [7] and references therein). Reprinted from Wang *et al.*^[7]. Copyright 2021, with permission from IEEE.

not only improves the thermal dissipation properties of the devices but also provides effective insulating substrates^[7, 8]. In heterogeneous Ga₂O₃ metal–oxide–semiconductor field-effect transistors (MOSFETs), the OFF-state leakage current only increases by 1–2 orders of magnitude as the ambient temperature rises from room temperature to approximately 250 °C. In contrast, the OFF-state leakage current of Ga₂O₃ bulk devices degrades by 5–6 orders under the same conditions. It is important to note that the ideal insulating Ga₂O₃ is not yet available. Semi-insulating Ga₂O₃ can be achieved through high concentration Fe compensation doping, but this introduces n-type conductivity in the Ga₂O₃ substrate as the temperature increases.

The effective channel mobility (μ_{eff}) is a critical factor that influences the drive current of transistors and serves as an important measure of the quality of Ga₂O₃ films in heterogeneous integration. It has been observed that the μ_{eff} of heterogeneous Ga₂O₃ MOSFETs on SiC and Si substrates can be enhanced by increasing the post-annealing temperature of the Ga₂O₃ channel^[7, 9]. In particular, when the GaOSiC transistor is annealed at 1200 °C, the μ_{eff} achieved is consistent with that of the Ga₂O₃ donor wafer used for fabricating the GaOSiC wafer, as well as reported bulk Ga₂O₃ materials and devices, as illustrated in Fig. 2. This indicates that the defects induced into the Ga_2O_3 channel during the ion-cutting process can be effectively eliminated through high-temperature annealing.

The performance of **recessed-gate GaOSiC MOSFETs** has been demonstrated to be excellent^[10]. For instance, a device with a gate-to-drain length (L_{SD}) of 3 μ m and a channel length (L_{CH}) of 1 μ m achieved a specific ON-resistance ($R_{ON,sp}$) as low as 0.72 m Ω ·cm², which is the lowest value during that time. Another recessed-gate transistor with an L_{SD} of 11 μ m achieved a breakdown voltage (V_{br}) of 1000 V and an $R_{ON,sp}$ of 100 m Ω ·cm², resulting in a power figure-of-merit (PFOM) of 100 MW/cm². Notably, this PFOM value remained stable even with the ambient temperature ranging from 25 to 200 °C, as depicted in Fig. 3.

Successful development of ion-cutting and bonding processes for Ga_2O_3 semiconductors has enabled the **heterogeneous integration** of wafer-scale β - Ga_2O_3 thin films onto 4H-SiC and Si (001) substrates. The utilization of these substrates with high thermal conductivity and good insulating properties has led to improved temperature-dependent ON- and OFF-state current performance in heterogeneous Ga_2O_3 MOS-FETs compared to bulk devices. Experimental demonstra-



Fig. 3. (Color online) Benchmarking $R_{ON,sp}$ versus V_{br} for the heterogeneous GaOSiC MOSFETs with the reported β -Ga₂O₃ transistors (data from Ref. [10] and references therein). Reprinted from Wang *et al.*^[10]. Copyright 2022, with permission from IEEE.

tions have shown that the effects induced in the Ga₂O₃ channel by H⁺ implantation during the ion-cutting step can be eliminated through high-temperature annealing, resulting in comparable effective channel mobility (μ_{eff}) in heterogeneous Ga₂O₃ MOSFETs compared to bulk materials and transistors. Heterogeneous integration technology holds promise in overcoming the fundamental thermal limitations of Ga₂O₃ electronics for high-power applications.

References

- Barman S K, Huda M N. Mechanism behind the easy exfoliation of Ga₂O₃ ultra-thin film along (100) surface. Phys Status Solidi RRL, 2019, 13, 1800554
- [3] Li Z M, Jiao T, Yu J Q, et al. Single crystalline β -Ga₂O₃ homoepitaxial films grown by MOCVD. Vacuum, 2020, 178, 109440
- [4] Xu W H, Wang Y B, You T G, et al. First demonstration of waferscale heterogeneous integration of Ga₂O₃ MOSFETs on SiC and Si substrates by ion-cutting process. 2019 IEEE International Electron Devices Meeting (IEDM). San Francisco, CA, USA. IEEE, 2020, 12.5.1
- [5] Shen Z H, Xu W H, Chen Y, et al. Wafer-scale single-crystalline β -Ga₂O₃ thin film on SiC substrate by ion-cutting technique with hydrophilic wafer bonding at elevated temperatures. Sci China Mater, 2023, 66, 756
- [6] Xu W H, You T G, Wang Y B, et al. Efficient thermal dissipation in wafer-scale heterogeneous integration of single-crystalline β -Ga₂O₃ thin film on SiC. Fundam Res, 2021, 1, 691
- [7] Wang Y B, Xu W H, Han G Q, et al. Channel properties of Ga₂O₃on-SiC MOSFETs. IEEE Trans Electron Devices, 2021, 68, 1185
- [8] Wang Y B, Xu W H, You T G, et al. β-Ga₂O₃ MOSFETs on the Si substrate fabricated by the ion-cutting process. Sci China Phys Mech

Astron, 2020, 63, 277311

- [9] Wang Y B, Xu W H, Han G Q, et al. Channel mobility properties of β -Ga₂O₃ MOSFETs on Si substrate fabricated by ion-cutting process. 2021 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM). Chengdu, China. IEEE, 2021, 1
- [10] Wang Y B, Han G Q, Xu W H, et al. Recessed-gate Ga₂O₃-on-SiC MOSFETs demonstrating a stable power figure of merit of 100 mW/cm² up to 200 °C. IEEE Trans Electron Devices, 2022, 69, 1945



Genquan Han is a full professor at Xidian University and a recipient of the National Science Fund for Distinguished Young Scholars. He graduated from Tsinghua University with a bachelor's degree and received his Ph.D. from the Institute of Semiconductors, Chinese Academy of Sciences in 2008. After graduation, he joined the National University of Singapore to conduct research on advanced microelectronic devices and made original contributions in the field of advanced CMOS device research. Since returning to China in 2013, he has mainly focused on research in wide-bandgap gallium oxide (Ga 2O3) heterojunction integrated materials and power devices, post-Moore new micro/nano devices and chips. He serves as an editor for **IEEE Electron Device Letters.**



Xin Ou is a professor at Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences. He received his Ph.D. degree in microelectronics and solid-state electronics from Shanghai Institute of Microsystem and Information Technology (SIMIT), Chinese Academy of Sciences in 2010. After that he worked in Helmholtz Zentrum Dresden Rossendorf in Germany until 2014 when he joined SIMIT as a professor. He has authored more than 100 SCI papers and been authorized 20 patents. His current research interests include the hetero-integration of functional materials for high-performance electrical, optical and acoustical devices. He is a senior member of IEEE.



Yue Hao is currently a Professor of Microelectronics and Solid-State Electronics with Xidian University, Xi'an, China. His current interests include wide and untra-wide bandgap materials and devices, advanced CMOS devices and technology, semiconductor device reliability physics and failure mechanism, and organic electronics. He is a member of the Chinese Academy of Sciences.