

# Volatile threshold switching memristor: An emerging enabler in the AIoT era

Wenbin Zuo<sup>1,2,‡</sup>, Qihang Zhu<sup>1,‡</sup>, Yuyang Fu<sup>3</sup>, Yu Zhang<sup>1</sup>, Tianqing Wan<sup>4</sup>, Yi Li<sup>1,2,†</sup>, Ming Xu<sup>1,2</sup>, and Xiangshui Miao<sup>1,2</sup>

<sup>1</sup>Hubei Key Laboratory for Advanced Memories, School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan 430074, China

<sup>2</sup>Hubei Yangtze Memory Laboratories, Wuhan 430205, China

<sup>3</sup>School of Microelectronics and Faculty of Physics and Electronics Science, Hubei University, Wuhan 430062, China

<sup>4</sup>Department of Applied Physics, The Hong Kong Polytechnic University, Hong Kong, China

**Abstract:** With rapid advancement and deep integration of artificial intelligence and the internet-of-things, artificial intelligence of things has emerged as a promising technology changing people's daily life. Massive growth of data generated from the devices challenges the AIoT systems from information collection, storage, processing and communication. In the review, we introduce volatile threshold switching memristors, which can be roughly classified into three types: metallic conductive filament-based TS devices, amorphous chalcogenide-based ovonic threshold switching devices, and metal-insulator transition based TS devices. They play important roles in high-density storage, energy efficient computing and hardware security for AIoT systems. Firstly, a brief introduction is exhibited to describe the categories (materials and characteristics) of volatile TS devices. And then, switching mechanisms of the three types of TS devices are discussed and systematically summarized. After that, attention is focused on the applications in 3D cross-point memory technology with high storage-density, efficient neuromorphic computing, hardware security (true random number generators and physical unclonable functions), and others (steep subthreshold slope transistor, logic devices, etc.). Finally, the major challenges and future outlook of volatile threshold switching memristors are presented.

**Key words:** AIoT; threshold switching; memristor; selector; neuromorphic computing; hardware security

**Citation:** W B Zuo, Q H Zhu, Y Y Fu, Y Zhang, T Q Wan, Y Li, M Xu, and X S Miao, Volatile threshold switching memristor: An emerging enabler in the AIoT era[J]. *J. Semicond.*, 2023, 44(5), 053102. <https://doi.org/10.1088/1674-4926/44/5/053102>

## 1. Introduction

From smart home<sup>[1]</sup>, smart city<sup>[2]</sup> to smart planet<sup>[3]</sup>, artificial intelligence (AI) plays an important role that will greatly change people's daily lives and human civilization. With numerous flows of data streamed from internet-of-things (IoT) devices that are increasing by a billion per year, the ability to process data in an effective manner is urgently demanded. Consequently, the artificial intelligence of things (AIoT) has emerged as a promising technology attracting much attention from industry and academia<sup>[4]</sup>. Deep integration of AI and IoT allows the connected physical objects (intelligent devices) not only exchange information with each other, but also process data and make decisions at the edge. In AIoT systems, IoT devices act as the "body" that can interact with real environments (light, sound, gas molecules, etc.), collecting data and creating a network for transmitting critical information to the processing center, while AI is the "brain" that can store information and process data by machine learning. Nowadays, AIoT has been integrated into our surroundings and own wide applications in various fields<sup>[5–10]</sup> like social networks, industry, agriculture, architecture, health care, etc. It is

of great significance to push the development of AIoT technology.

However, the AIoT system is facing several challenges to be solved. (1) High storage-density of memory chip is increasingly demanded. Thanks to the development of 3D integration technology<sup>[11]</sup>, more memory units with smaller space and lower cost become possible. (2) Advanced computing technology with high energy efficiency is desired for timely and effective data-processing. Neuromorphic computing technology such as deep neural network (DNN) and spiking neural network (SNN) appears in recent years<sup>[12]</sup>. The employment of DNN and SNN can contribute to the realization of in-memory computing and in-sensor computing, which improve the energy efficiency in the edge devices like smart phones, wearable sensors, and unmanned vehicles. (3) Hardware security has to be considered during data communication and information sharing. The increased security threats to the internet and sensor networks must be simultaneously addressed to improve data confidentiality<sup>[13]</sup>.

The solutions to the above challenges in AIoT cannot be separated from the exploration of emerging nano-devices. One of the most promising candidates is the memristor, which was proposed by Chua in 1971 as the fourth elemental circuit component<sup>[14]</sup>. Memristors have advantages of simple structure, high 3D integration potential, high compatibility with complementary metal oxide semiconductor (CMOS)

Wenbin Zuo and Qihang Zhu contributed equally to the work.

Correspondence to: Y Li, [liyi@hust.edu.cn](mailto:liyi@hust.edu.cn)

Received 25 DECEMBER 2022; Revised 5 FEBRUARY 2023.

©2023 Chinese Institute of Electronics




Fig. 1. (Color online) Overview of volatile TS memristors enabling the entire process of data and information collection, storage, processing, and communication in AIoT systems.

and low power consumption. According to the retention time of low resistance state (LRS), memristors can be divided into volatile and nonvolatile types. As for nonvolatile memristors, LRS can be maintained after the removal of voltage bias. Nevertheless, the volatile memristors would spontaneously return back to HRS from LRS after the removal of the external electric field in milliseconds to nanoseconds. Volatile memristors, also known as threshold switching (TS) devices, have broad applications in the various fields<sup>[15–20]</sup> of perceptron, memory array, neuromorphic computing, true random number generation (TRNG), etc. As shown in Fig. 1, volatile TS memristors help to enable the entire process of data and information collection, storage, processing, and communication in AIoT systems.

In the review, we introduce the device, switching mechanisms, and applications of volatile TS memristors. In Section 2, volatile TS memristors are classified into three categories: metallic conductive filament (CF) type, amorphous chalcogenide-based ovonic threshold switching (OTS), and metal-insulator transition (MIT) type. Their materials, structures, switching mechanisms, and characteristics are summarized. The applications of volatile TS memristor in selectors, artificial neurons, nociceptors, and hardware security are discussed in details in Section 3. In the last section, the challenges and perspectives are presented.

## 2. Categories and physics

The volatile TS memristor is one kind of two-terminal

devices with sandwich structures (electrode/dielectric/electrode), where the dielectric layer plays a key role in resistive switching. A great number of materials have been explored as the switching layer in the past few decades including oxides<sup>[21–29]</sup>, 2D films<sup>[30–32]</sup>, perovskites<sup>[33]</sup>, chalcogenides<sup>[34–36]</sup> and others<sup>[37–39]</sup>. In fact, there is no difference in structure and materials between volatile and nonvolatile memristors, and even one device could exhibit both volatile and nonvolatile properties at different compliance currents<sup>[39]</sup>. According to the switching mechanisms, volatile TS memristors can be divided into three categories: metallic conductive filament, OTS and MIT. Their typical structures and  $I$ - $V$  characteristics are presented in Fig. 2 and switching mechanisms will be discussed below in detail.

### 2.1. Metallic conductive filament type

Volatile TS devices principally enabled by metallic conductive filaments are also called diffusive memristors, which have attracted tremendous attention because of the simple device structure, easy fabrication, and high compatibility with CMOS lines<sup>[40, 41]</sup>. Metallic CF formation involves the following three successive processes: (I) oxidation of the metal atoms into mobile cations ( $X \rightarrow X^{n+} + ne^{-}$ ) at the interface between the active electrode (Ag or Cu) and dielectrics under an influence of external electric field, (II) migration of cations towards the inert electrode, (III) reduction of cations ( $X^{n+} + ne^{-} \rightarrow X$ ) and the nucleation of active metal nanocluster. When the discrete nanoclusters grow and connect the electrodes, the fila-




Fig. 2. (Color online) Categories and switching mechanisms of volatile TS memristors.

ment forms and the device turns into low resistance state. The transition from HRS to LRS occurs within a finite time duration, known as delay time. The delay effect is believed to be a consequence of ionic or atomic motion induced filament growth, and delay time is dependent on the amplitude and width of the applied voltage pulse. Yang *et al.*[42, 43] performed an experimental observation of filament growth via *in-situ* high-resolution transmission electron microscopy (HRTEM) technology, and constructed the relationship between filament evolution and the kinetic parameters of dielectrics including ion mobility ( $\mu_i$ ) and redox rate ( $\Gamma$ ). The growth modes can be roughly categorized into four types: (1) an inverted cone shape with growing from the inert electrode when both  $\mu$  and  $\Gamma$  are high, (2) a forward cone shape with discrete nanoclusters growing from the active electrode when both  $\mu$  and  $\Gamma$  are low, (3) nucleation inside the dielectric and re-connection with the source when  $\mu$  is low but  $\Gamma$  is high, and (4) a branched structure growing from the inert electrode when  $\mu$  is high but  $\Gamma$  is low.

Once the filaments form, the interplay between filament and surrounding environments determines their evolution. With the decrease or removal of the external electric field, the filament tends to rupture spontaneously, leading to the transition from LRS to HRS within a finite time duration (relaxation time). To have a better understanding on the spontaneous rupture features of diffusive memristors, researchers have paid huge efforts to study the relevant physics[44–48]. Among them, the theory of interfacial energy minimization is widely adopted. Wang *et al.*[45] observed the spontaneous relaxation in Au/SiO<sub>x</sub>N<sub>y</sub>/Ag/Au device using *in-situ* HRTEM, and it was demonstrated that minimizing the interfacial energy between Ag nanoparticles and the dielectrics served as the driving force for these diffusive memristors. The material systems exhibiting a substantial relaxation dynamics are those with large contact angles[49], such as MgO<sub>x</sub>:Ag, SiO<sub>x</sub>N<sub>y</sub>:Ag, HfO<sub>x</sub>:Ag. The spontaneous rupture of filaments is dominated by the surface diffusion of metal atoms. Apart from the interfacial energy minimization, Song *et al.*[50] proposed that there was steric repulsion between Ag filaments and TiO<sub>2</sub> matrix in Ag/TiO<sub>2</sub> systems. To minimize the steric repulsion, Ag 5s electrons in filaments are transferred to the Ti 3d states, leading to the oxidation (rupture) of Ag filaments and the formation

of localized Ti<sup>3+</sup> ions. In addition, Ambrogio *et al.*[51] indicated that the tensile stress existed in the dielectrics, changing the migration barriers to/from the active electrode and accelerating the atoms back to the active electrode, which resulted in the spontaneous rupture of the filament.

## 2.2. OTS type

In the 1960s, Ovshinsky[52] systematically described the OTS phenomenon and patented his discovery, which opened up a new field of research. The OTS phenomenon was found in many disordered materials, particularly amorphous chalcogenides with band gap between 0.6 and 1.4 eV. Fig. 2 shows a typical  $I$ - $V$  curve of the OTS glass, in which the device initially presents off-current at the level of nA. When the applied voltage exceeds the threshold value  $V_{\text{thr}}$ , the device switches into LRS and turns back to the original HRS if the voltage decreases lower than the hold value  $V_{\text{hold}}$ . The switching process is highly repeatable and the  $I$ - $V$  characteristics remain almost unchanged with millions of cycles in a well-processed OTS device. In some amorphous chalcogenides, Joule heating induced crystallization of glass may happen, and unexpected memory switching (MS) occurs where LRS remains after removing the applied voltage. They are also called phase-change materials and widely used in the next-generation information storage products such as PCRAM. To fabricate the OTS device without an MS effect, amorphous chalcogenides with high activation energy of crystallization are advised.

To date, various theories have been developed to explain the OTS behavior. The field-induced nucleation model[53] points out that the electric field reduces the energy barrier of nucleation and the critical nucleus size, promoting the spontaneous growth of crystal nucleus. Once the electric field is removed, the energy barrier recovers and the as-grown crystalline nucleus become unstable and quickly dissolve. The nucleation model, even though similar to the growth of conductive filaments, does not totally comply with the experimental facts. The crystallization rate of OTS materials is usually extremely fast ( $\sim$ nanoseconds), and the nucleus size easily grows large enough over the critical value, inevitably resulting in the memory switching. The number of the filaments in the devices are also far less than the required defect density ( $\sim 10^{19} \text{ cm}^{-3}$ ) for the TS behavior[54].






Fig. 3. (Color online) Cross-point memory technology in 1S1R configuration. (a) Schematic illustration of sneak path current in cross-point array during read operation. “0” means off-state, while “1” stands for on-state. (b) Memory with integration of selector to limit the sneak current. (c) Requirements of an ideal selector in cross-point memory.

A more competent model to explain the OTS phenomenon is the electronic effect instead of the atomic movement. In early years, researchers believed that the voltage bias could heat the semiconductor and activate electrons to the conduction band, increasing the current density which results in higher temperature and more conducting electrons, leading to a “thermal breakdown”. Later, Ielmini *et al.*<sup>[55]</sup> revealed that Joule heating is not a mandatory process in the OTS devices. It is well known that the band gap in the amorphous semiconductors is filled by localized trap states due to the Anderson localization of electronic wave functions and defective homopolar bonds, and the conducting electrons are easily trapped in these defect states. The external voltage could reduce the energy barriers to activate the trapped electrons, and thus increase the conductivity, similar to the trap-limited Poole-Frank mechanism. This pure electronic effect can explain the fast and durable switching of OTS devices well. However, the theory was recently challenged by a few research groups who discovered that there are subtle structural and bonding changes upon the TS process. Guo *et al.*<sup>[56]</sup> found that some homopolar filaments formed in the glass and Raty *et al.*<sup>[57]</sup> believed that the electric excitation drives the formation of the meta-valent bonds (a new type of chemical bond in PCMs proposed by Wuttig *et al.*<sup>[58, 59]</sup>). The switching mechanisms in OTS devices are still elusive and need in-depth explorations.

### 2.3. MIT type

The MIT in vanadium oxides ( $\text{VO}_x$ ) and niobium oxide ( $\text{NbO}_x$ ) has been extensively studied for almost one century<sup>[60]</sup>, but the exact mechanism remains a challenge in the contemporary condensed matter physics, impeding the applications of these materials on modern electronic devices. The transition of  $\text{VO}_2$ , the archetypal material, takes place at about 341 K, where  $\text{VO}_2$  transforms from a high-temperature metallic rutile structure ( $\text{TiO}_2$ -type) to a low-temperature insulating monoclinic phase. The transition can be triggered by various perturbations, such as temperature, light, pressure and chemical doping. In electronic devices, the MIT phenomenon occurs under an influence of external electric field and leads to resistive switching, as presented in Fig. 2.

There has been a debate over the mechanism of the transition: structure distortion (Peierls type)<sup>[61]</sup> versus electron correlation (Mott-Hubbard type)<sup>[62]</sup>. The metallic phase at high temperature is naturally due to the overlap of the valence band

and conduction band, leading to free electron transport. The controversy mostly concentrates on the low-temperature insulator. Schulz *et al.*<sup>[63]</sup> performed unconstrained ab-initio molecular dynamics simulations (single-electron approximation) on the insulating phase of  $\text{VO}_2$ , and found that the low-temperature ground-state structure indeed exists and it opens the band gap because of the Peierls distortion. They concluded that the insulating behavior could be simply ascribed to structure transition that leads to the change of electronic structure, and thus the strong electron–electron correlation becomes obsolete to account. However, the vast majority of literature<sup>[64, 65]</sup> pointed out that the low-temperature  $\text{VO}_2$  is a Mott-Hubbard insulator, raising strong opposition to the above “band insulator” view. The theory contributes insulating feature to the Coulomb repulsion between electrons instead of the lack of free electrons in the conduction bands, and the transition is a consequence of strong correlative interaction between electrons rather than structure distortion. Recently, the above two mechanisms could be simultaneously investigated in the same MIT materials<sup>[66, 67]</sup>.

Concerning the electric field-induced transition in electronic devices, the mechanism is also under heavy debate in the scientific community. Joule heating due to current flow is an obvious candidate for explaining the transition<sup>[68–70]</sup>. However, it has been argued that the electric field applied in the process may induce the transition non-thermally without heating the materials to its critical temperature. Kalchauer *et al.*<sup>[71]</sup> demonstrated that a purely non-thermal electrical MIT can occur in both  $\text{VO}_2$  and  $\text{V}_2\text{O}_3$  nanowires. The mechanism behind the non-thermal effect was identified as field-assisted carrier generation leading to a doping-driven MIT. Later, Valle *et al.*<sup>[72]</sup> used in-operando optical reflectivity to capture the growth dynamics of the metallic phase with space and time resolution. They demonstrated that growth of the metallic phase during the field-driven MIT can be explained just by considering the effect of Joule heating, but the transition of the first metallic domains remained unclear.

## 3. Roles of volatile TS devices in AIoT applications

### 3.1. Selectors

To meet the demand of high-density storage in AIoT systems, resistive memory technology with 3D cross-point architecture appears and attracts much attention<sup>[45, 73]</sup>. Resistive



Table 1. Summary of the recent reported volatile threshold switching devices and their corresponding characteristics. “–” means that no such characteristic was found.

Device/Materials	$V_{th}$ (V)	$I_{on}$	$I_{off}$	ON/OFF	Endurance	Speed	Polarity
Cu/Cu:HfO <sub>2</sub> /HfO <sub>2</sub> /Pt <sup>[85]</sup>	0.4	10 $\mu$ A	1 pA	10 <sup>7</sup>	–	50 ns/100 ns	Unidirectional
Cu/SiO <sub>2</sub> /Pt <sup>[21]</sup>	0.7	500 $\mu$ A	10 pA	5 $\times$ 10 <sup>7</sup>	50	4 ms/1 ms	Unidirectional
Ag/ZrO <sub>2</sub> /Pt <sup>[175]</sup>	0.25	1 mA	100 pA	10 <sup>7</sup>	200	–	Unidirectional
Ag/SiTe/TiN <sup>[176]</sup>	0.6	100 $\mu$ A	10 nA	10 <sup>4</sup>	10 <sup>5</sup>	5 $\mu$ s/3 $\mu$ s	Unidirectional
Ag/DDG/SiO <sub>2</sub> /Pt <sup>[83]</sup>	0.6	500 $\mu$ A	1 pA	5 $\times$ 10 <sup>8</sup>	10 <sup>6</sup>	100 ns/1 $\mu$ s	Bidirectional
Ag/HfO <sub>2</sub> /Pd <sup>[75]</sup>	0.15	1 mA	0.1 pA	10 <sup>10</sup>	10 <sup>8</sup>	75 ns/250 ns	Unidirectional
Ag/HfO <sub>2</sub> :N/Pt <sup>[173]</sup>	0.2	500 $\mu$ A	1 pA	5 $\times$ 10 <sup>8</sup>	10 <sup>6</sup>	1.5 $\mu$ s/5 $\mu$ s	Unidirectional
Ag/MoS <sub>2</sub> /Au <sup>[32]</sup>	0.35	100 $\mu$ A	100 pA	10 <sup>6</sup>	5 $\times$ 10 <sup>6</sup>	–	Unidirectional
Pt/Cu <sub>2</sub> O/Ag:Cu <sub>2</sub> O/Cu <sub>2</sub> O/Pt <sup>[177]</sup>	0.5	1 $\mu$ A	1 nA	10 <sup>3</sup>	–	–	Bidirectional
Ag/TaO <sub>x</sub> /TaO <sub>y</sub> /TaO <sub>x</sub> /Ag <sup>[178]</sup>	0.15	1 mA	1 pA	10 <sup>9</sup>	10 <sup>6</sup>	75 ns/500 ns	Bidirectional
Ag nanodot/HfO <sub>2</sub> /Pt <sup>[76]</sup>	0.25	1 mA	1 pA	10 <sup>9</sup>	10 <sup>8</sup>	110 ns/240 ns	Bidirectional
AgTe <sub>35%</sub> /TiN/TiO <sub>2</sub> /Pt <sup>[169]</sup>	0.4	100 $\mu$ A	0.1 pA	10 <sup>9</sup>	10 <sup>8</sup>	10 ns/100 ns	Unidirectional
AgGeSe/Al <sub>2</sub> O <sub>3</sub> /Pt <sup>[81]</sup>	0.4	3 mA	0.1 pA	10 <sup>10</sup>	10 <sup>5</sup>	300 ns/30 $\mu$ s	Unidirectional
Ag/TiN/HfO <sub>2</sub> /Pt <sup>[82]</sup>	0.2	100 $\mu$ A	10 pA	10 <sup>7</sup>	10 <sup>5</sup>	28 ns/50 $\mu$ s	Unidirectional
Pt/Ag:ZnO <sub>2</sub> /Pt <sup>[84]</sup>	0.7	1 mA	10 fA	10 <sup>11</sup>	10 <sup>6</sup>	38 ns/64 ns	Unidirectional
Ag/TiN/HfO <sub>x</sub> /HfO <sub>y</sub> /HfO <sub>x</sub> /Pt <sup>[86]</sup>	0.25	3 mA	0.1 pA	10 <sup>10</sup>	10 <sup>6</sup>	60 ns/500 ns	Unidirectional
Ge–Se <sup>[90]</sup>	1.4	450 $\mu$ A	129 nA	10 <sup>3</sup>	10 <sup>8</sup>	2 ns	Bidirectional
Ge <sub>58</sub> Se <sub>42</sub> <sup>[91]</sup>	3.5	10 $\mu$ A	100 pA	10 <sup>5</sup>	10 <sup>9</sup>	50 ns	Bidirectional
Ge–Se–N <sup>[92]</sup>	4	450 $\mu$ A	2 nA	10 <sup>5</sup>	10 <sup>8</sup>	–	Bidirectional
Ge–Se–As <sup>[93]</sup>	2.5	10 mA	1 nA	10 <sup>7</sup>	5 $\times$ 10 <sup>5</sup>	–	Bidirectional
Ge–Se–Sb–N <sup>[94-96]</sup>	1.94	100 $\mu$ A	10 pA	10 <sup>6</sup>	10 <sup>9</sup>	–	Bidirectional
GeTe <sub>6</sub> <sup>[97]</sup>	1.6	650 $\mu$ A	–	10 <sup>5</sup>	600	5 ns	Bidirectional
Ge–As–Se–Te <sup>[98]</sup>	1	1 $\mu$ A	200 pA	10 <sup>3</sup>	10 <sup>10</sup>	–	Bidirectional
Ge–As–Te–Si <sup>[99]</sup>	1.2	100 $\mu$ A	1 $\mu$ A	10 <sup>2</sup>	10 <sup>2</sup>	–	Bidirectional
Ge–As–Te–Si–Se <sup>[100, 101]</sup>	2.2	420 $\mu$ A	1.9 nA	10 <sup>5</sup>	10 <sup>10</sup>	50 ns	Bidirectional
Si–Te <sup>[102]</sup>	1	100 $\mu$ A	100 nA	10 <sup>3</sup>	10 <sup>8</sup>	2 ns	Bidirectional
Si–As–Te <sup>[103]</sup>	1.49	–	10 <sup>3</sup> nA	–	10 <sup>3</sup>	–	Bidirectional
C–Te <sup>[104]</sup>	0.65	400 $\mu$ A	5 nA	10 <sup>5</sup>	10 <sup>8</sup>	2 ns	Bidirectional
B–Te <sup>[105]</sup>	0.75	380 $\mu$ A	2 nA	10 <sup>5</sup>	10 <sup>8</sup>	2 ns	Bidirectional
Zn <sub>35</sub> Te <sub>65</sub> <sup>[106]</sup>	0.6	6 mA	60 nA	10 <sup>5</sup>	–	–	Bidirectional
AlTe <sup>[107]</sup>	0.7	200 $\mu$ A	4 nA	10 <sup>5</sup>	10 <sup>7</sup>	2 ns	Bidirectional
Te <sup>[110]</sup>	1.3	1 mA	1 $\mu$ A	10 <sup>3</sup>	10 <sup>9</sup>	11 ns	Bidirectional
GeTe–C–N <sup>[179]</sup>	1.3	200 $\mu$ A	10 nA	10 <sup>4</sup>	10 <sup>11</sup>	–	Bidirectional
GeTe <sub>x</sub> –C <sup>[34]</sup>	1.26	2 mA	2 nA	4.2 $\times$ 10 <sup>4</sup>	10 <sup>7</sup>	8.5 ns	Bidirectional
GeS <sup>[180]</sup>	3.2	10 mA	10 nA	10 <sup>6</sup>	10 <sup>8</sup>	10 ns	Bidirectional
SiOTe <sup>[111]</sup>	1.2	–	3 nA	10 <sup>4</sup>	10 <sup>9</sup>	3 ns	Bidirectional
SiGeAsTe <sup>[181]</sup>	2.2	100 $\mu$ A	0.8 nA	10 <sup>5</sup>	10 <sup>11</sup>	–	Bidirectional
TiN/VO <sub>2</sub> /HfO <sub>2</sub> /TiN <sup>[182]</sup>	0.7	400 $\mu$ A	20 $\mu$ A	20	–	30 ns	Bidirectional
Pt/Ti:NbO <sub>x</sub> /TiN <sup>[115]</sup>	1.3	66 mA	–	10	10 <sup>3</sup>	–	Bidirectional
V/VO <sub>x</sub> /TiN <sup>[183]</sup>	1	10 mA	10 $\mu$ A	1000	10 <sup>9</sup>	60 ns	Bidirectional
Pt/VO <sub>x</sub> N <sub>y</sub> /VO <sub>x</sub> /VO <sub>x</sub> N <sub>y</sub> /Pt <sup>[184]</sup>	1.38	20 $\mu$ A	2 $\mu$ A	10	10 <sup>3</sup>	–	Bidirectional
Pt/Ti:NbO <sub>x</sub> /Pt <sup>[114]</sup>	1.5	–	50 pA	50000	10 <sup>5</sup>	20 ns	Bidirectional
Pt/NbO <sub>x</sub> /Ru <sup>[185]</sup>	0.7	500 $\mu$ A	–	100	10 <sup>6</sup>	90 ns	Bidirectional
Pt/Nb <sub>2</sub> O <sub>5</sub> /Pt <sup>[186]</sup>	–	–	–	–	10 <sup>9</sup>	0.7/2.3 ns	Bidirectional
Pt/(V <sub>1-x</sub> Cr <sub>x</sub> ) <sub>2</sub> O <sub>3</sub> /TiN <sup>[187]</sup>	1.7	450 $\mu$ A	11 $\mu$ A	–	10 <sup>12</sup>	10 ns	Bidirectional
Pt/NbO <sub>2</sub> /TiN <sup>[116]</sup>	1.08	1 mA	2 $\mu$ A	500	10 <sup>12</sup>	10 ns	Bidirectional
V/VO <sub>x</sub> /HfWO <sub>x</sub> /Pt <sup>[188]</sup>	1	1 mA	10 $\mu$ A	100	10 <sup>12</sup>	25/30 ns	Bidirectional
Pt/NbO <sub>x</sub> /ZrO <sub>2</sub> /TiN <sup>[189]</sup>	0.53	500 $\mu$ A	6 $\mu$ A	84	–	–	Bidirectional

memory devices have extremely high densities and ultra-low power consumption due to its simple two-terminal structure and reducing device size as small as  $4F^2$  ( $F$  is the minimal feature size). However, the cross-point array is always suffering from the sneak path current from neighbor cells during write or read operations, as shown in Fig. 3(a). The problem would reduce the read accuracy and increase power consumption, which hinder the large-scale integration. Consequently, select-

ors are integrated with memory devices at each cross-point cell to deal with the sneak current problem<sup>[19]</sup>. Among various types of selectors, two-terminal selectors are more prone to 3D cross-point integration, which is considered as one-selector-one-resistor (1S1R) configuration (Fig. 3(b)). To limit the sneak current from the unselect or half-select memory element during both read and write operation, an ideal selector should have high non-linearity (on/off ratio) and ultra-low leak-




Fig. 4. (Color online) Performance enhancement of CF-based selectors from active electrode engineering. (a) SEM image and cross-sectional TEM image of Pd/Ag/HfO<sub>2</sub>/Ag/Pd/TaO<sub>x</sub>/Ta<sub>2</sub>O<sub>5</sub>/Pd devices. (b) DC  $I$ - $V$  characteristic of the Ag/HfO<sub>2</sub>/Pd selector yields a selectivity of  $10^{10}$ . (c) The device shows a switching slope of 1 mV/decade. (d) switching speed and endurance performance of the selectors. (e) DC  $I$ - $V$  characteristic of the vertically integrated selector and RRAM (1S1R). (f) Cross-sectional TEM image of the Ag nanodots/HfO<sub>2</sub>/Pt device. (g) Threshold switching behavior at different compliance currents from 100 nA to 1 mA. (h) The device has an extremely small switching slope of  $<1$  mV/decade. (i) Read resistance following turn-on operation with compliance currents. (j) DC  $I$ - $V$  characteristic of the integrated 1S1R device before and after  $10^8$  cycles. (k) Highly improved stable TS in AgTe alloy device with  $10^4$  DC cycles. (l) Endurance of the AgTe alloy TS device ( $10^9$  cycles). (m) Cross-sectional TEM image of the AgGeSe/Al<sub>2</sub>O<sub>3</sub>/Pt device. (n) The selector with a 100 nm feature size shows repeatable TS characteristics at a compliance current of 1 mA, providing a 12.7 MA/cm<sup>2</sup> on-current density. Reproduced with permission from (a–e) Ref. [75] Copyright 2017 Wiley-VCH, (f–j) Ref. [77] Copyright 2019 Wiley-VCH, (k, l) Ref. [80] Copyright 2020 IEEE Publishing, (m–o) Ref. [81] Copyright 2021 IEEE Publishing.

age current ( $I_{\text{off}} \sim 1$  pA), as presented in Fig. 3(c). In addition, the selector should be compatible with the memory (PCRAM or RRAM), including threshold voltage  $V_{\text{th}}$ , resistance, polarity and endurance. Herein, selectors based on three-types of TS devices are discussed in detail below.

### 3.1.1. CF-based selectors

As an emerging memory technology, RRAM is often used for embedded or standalone applications. To reach a high integration density, the most important characteristics of selectors are high selectivity (low  $I_{\text{off}}$  and large  $I_{\text{on}}$ ), low operation voltage, and steep switch slope. The TS devices dominated by metallic CF formation and spontaneous rupture can meet these strict requirements. Taking TaO<sub>x</sub> RRAM<sup>[74]</sup> as an example, the reset operation happens at the current of 50  $\mu$ A, implying that the CF selectors should maintain volatility above 50  $\mu$ A. Other performance and reliability metrics should also match with the state-of-the-art RRAMs, such as switching speed (less than 10 ns), endurance (over  $10^{12}$ ), threshold voltage, uniformity, and bidirectional switching.

Until now, there have been various dielectrics demonstrating superior threshold switching characteristics with the active top electrode (Ag or Cu), such as HfO<sub>2</sub>, ZrO<sub>2</sub>, SiO<sub>2</sub>, TaO<sub>x</sub>, MoS<sub>2</sub>, SiTe alloys, amorphous Si, amorphous C, etc. Their performances are listed in Table 1. Among them, oxides are widely exploited due to their high compatibility with RRAM

and relatively reliable performances. Midya *et al.*<sup>[75]</sup> achieved an extremely high non-linearity ( $10^{10}$ ) with an Ag/HfO<sub>2</sub>/Pd device, as shown in Figs. 4(a)–4(e). The device had an ultra-low leakage current at the level of 0.1 pA, and threshold switching happened at  $\sim 0.15$  V with slope less than 1 mV/decade. The on-current also reached 1 mA. The Ag/HfO<sub>2</sub>/Pd selector was integrated with TaO<sub>x</sub> RRAM and  $I$ - $V$  curves of the 1S1R cells were exhibited in Fig. 4(e). The switching on and off speed was 75 and 250 ns, respectively. However, the endurance was unsatisfactory ( $\sim 10^8$  cycles). The cycle-to-cycle (C2C) and device-to-device (D2D) uniformity of  $V_{\text{th}}$  were poor. These days, in order to improve the performance of metallic CF-based selectors, numerous methods are proposed to regulate and control the CF evolution.

Firstly, the device can be optimized from the aspect of the active electrode, which works as metal reservoirs of the filaments. Ag or Cu thin films as active electrodes cause the stochastic filament formation and stuck-on issues, which leads to poor cycle endurance. Therefore, Hua *et al.*<sup>[76]</sup> proposed highly ordered Ag nanodots with diameter of  $\sim 15$  nm to replace Ag thin films. With the help of rapid thermal annealing (RTA) at 500  $^{\circ}$ C for 30 s<sup>[77]</sup>, the Ag nanodots/HfO<sub>2</sub>/Pt device exhibited excellent threshold switching characteristics, as shown in Figs. 4(f)–4(j). The on-current reached 1 mA and the endurance was improved to  $10^8$  cycles. The mechanisms




Fig. 5. (Color online) Performance enhancement of CF-based selectors from interface engineering. (a) False colored SEM and cross-sectional TEM images of the Ag/TiN/HfO<sub>2</sub>/Pt device. (b) Forming voltage dependence on TiN diffusion barrier thickness for 25 devices. (c) *I*-*V* characteristics of the selector with 3 nm TiN barrier. (d) Endurance comparison of the selectors with and without the TiN barrier. (e) Cell structure and typical DC *I*-*V* characteristics of the Ag/defective-Graphene/SiO<sub>2</sub>/Pt devices. Reproduced with permission from (a-d) Ref. [82] Copyright 2019 IEEE Publishing, (e) Ref. [83] Copyright 2018 Wiley-VCH.

were believed to be the formation and rupture of multiple weak filaments. Ag nanodot structure restricted the silver atoms/clusters distribution at the interface of the top electrode and HfO<sub>2</sub> dielectrics, inhibiting the excessive migration of silver. The RTA treatment could contribute to pre-diffusion of Ag atoms into the HfO<sub>2</sub> matrix, which induced multiple narrow channels. The formed channels maintained weak filament formation at high compliance current. Apart from nanodots, nanotip electrodes are also demonstrated to be helpful in improving device performances. The compound electrode is another common method. Firstly reported by Goux *et al.*[78] in 2011, a CuTe electrode helped improve the performance of TS devices. Due to larger Cu-Te bonding energy, Cu ions preferred to diffuse back to the active electrode when removing the external electric field, which could impair filament stability. An optimum composition range was determined considering thermal stability and surface morphology[79]. Based on a similar mechanism, Banerjee *et al.*[80] used AgTe alloys as the active electrode and obtained higher endurance >10<sup>9</sup> cycles (Figs. 4(k) and 4(l)). Later, Wan *et al.*[81] prepared AgGeSe compounds as the top electrode and achieved the highest on-current density ~12.7 MA/cm<sup>2</sup> in the CF-based TS device (Figs. 4(m)-4(o)). Different from active electrodes, the inert electrode has a relatively indirect impact on the characteristics of CF selectors. Grisafe *et al.*[82] investigated the influence of inert metal work function on the threshold voltage.

The work function difference between top and bottom electrodes could induce a built-in electric field, which could offset external bias. The *V*<sub>th</sub> value increased as the work function of the inert electrode decreased. This effect offers a method to modulate the operating voltage of CF-based selectors.

Secondly, the interface between the electrodes and dielectric layer can be modified to improve device performances. According to the working mechanism of CF-based selectors, the interfaces greatly affect the redox reactions, charge transfer and ion migration. In the traditional active electrode/dielectrics/inert electrode structure, the oxidation and migration processes of active atoms are highly stochastic and the injection amount of active metal atoms is hard to control. Hence, a barrier layer is always inserted into the interface between the active electrode and dielectric layer to block active metal atoms. The most commonly used materials are TiN[27] due to the high impermeability. Figs. 5(a)-5(d) show performances of the Ag/TiN/HfO<sub>2</sub>/Pt device established by Grisafe *et al.*[82]. The stuck-on issues were solved and endurance was improved with the adoption of diffusion barrier. The thicker TiN layer caused higher forming voltage (Fig. 5(b)), which indicated that a proper injection amount of active metal atoms was important for performance improvement. Although the TiN barrier layer can effectively block the active atoms, it is still challenging to control the size and distribution of filaments precisely. Thanks to the unique characteristics of 2D ma-






Fig. 6. (Color online) Performance enhancement of CF selectors from dielectric engineering. (a) Repeatable highly nonlinear threshold switching  $I$ - $V$  characteristics for devices with different host lattices doped with silver. (b) Cross-sectional SEM image of the Pt/Ag:ZnO/Pt selector device. (c) Normal probability plot of  $V_{th}$  variation for selector devices in the case of device-to-device, sample-to-sample and batch-to-batch. (d) Transient characteristics of the selector devices with AC pulse test showing switching speed and relaxation time. (e) Cross-sectional TEM images and composition results of the Ag/HfO<sub>x</sub>/HfO<sub>y</sub>/Pt selector. (f) Schematic demonstration of the coupling mechanism between crystallite kinetics and Ag filaments. (g) Cross-sectional TEM image and DC  $I$ - $V$  characteristic of the HfO<sub>x</sub>/HfO<sub>y</sub>/HfO<sub>x</sub> selector. (h) Schematic illustrations of the proposed TS model. Reproduced with permission from (a) Ref. [45] Copyright 2017 Springer Nature, (b–d) Ref. [84] Copyright 2021 IEEE Publishing, (e, f) Ref. [87] Copyright 2018 ACS Publishing, (g, h) Ref. [86] Copyright 2022 Wiley-VCH.

materials, Zhao *et al.*<sup>[83]</sup> used defective graphene to have a better control of the filament formation process. As shown in Fig. 5(e), the control device Ag/SiO<sub>2</sub>/Pt transformed into non-volatile memory at an  $I_{CC}$  larger than 100  $\mu$ A. The Ag/concentrated-defect graphene (CDG)/SiO<sub>2</sub>/Pt device exhibited non-volatile behaviors at a relatively low current (1  $\mu$ A). However, the device with discrete-defect graphene (DDG) could maintain volatility at current up to 500  $\mu$ A. Besides, the device could exhibit bidirectional switching characteristics.

Thirdly, the optimization of the dielectric layer is also an effective strategy since the cations migrate and react inside this layer. Plenty of methods can modify the microscopic structure of the dielectrics. For instance, doping is a common method. Yoo *et al.*<sup>[44]</sup> doped amorphous Si with hydrogen in an Ag/a-Si/Pt device. Hydrogen not only removed sneak paths in amorphous Si but also enhanced Ag diffusivity, which induced lower off-current and higher hold voltage. To realize bi-directional switching, active metal atoms are often directly doped into the dielectric layer as ion reservoir, as shown in Fig. 6(a). In this way, both positive or negative voltage can induce filament formation. Recently, Sahota *et al.*<sup>[84]</sup> achieved highly reliable selection behavior with controlled Ag doping of nano-polycrystalline ZnO layer (Fig. 6(b)). 0.01 pA of leakage current was obtained and at the same time, C2C and D2D variation of  $V_{th}$  was less than 10% (Figs. 6(c) and 6(d)).

The reduced variations were attributed to anisotropic diffusion of Ag ions in the well-developed preferred  $c$ -axis oriented (002) crystalline ZnO (wurtzite) phase, in addition to restricted Ag ion influx modulated by doping. Multilayer structure is another simple and effective method. In a study of back-end-of-the-line (BEOL) compatible selectors, Luo *et al.*<sup>[85]</sup> inserted an undoped HfO<sub>2</sub> layer into a Cu/Cu:HfO<sub>2</sub>/Pt device. The tunneling layer reduced the leakage current by more than 5 orders of magnitude, which could greatly increase the array density. Yin *et al.*<sup>[87]</sup> constructed homogeneous bilayer oxide TS device Ag/HfO<sub>y</sub>/HfO<sub>x</sub>/Pt where  $x < y$ , as shown in Fig. 6(e). The device exhibited electroforming-free properties, low threshold switching voltage of  $\sim 0.28$  V, high on-current of  $\sim 300$   $\mu$ A, and extremely sharp switching slope of  $\sim 0.6$  mV/dec. The coupling mechanism between crystallite kinetics of the homogeneous interface and the evolution of Ag CFs was revealed (Fig. 6(f)). Migration of oxygen vacancy ( $V_o$ ) induced not only phase transformation of hafnium oxide from amorphous to monoclinic but also the rotation of grains, which interfered with the bonding strength of Ag filaments, assisted the evolution of Ag filaments, and generated selective effect. Heterogeneous bilayer oxides with different ion mobility are also proposed and exhibit good threshold switching characteristics, for example, Cu/GeTe/Al<sub>2</sub>O<sub>3</sub>/Pt<sup>[28]</sup>. More recently, tri-layer homogeneous oxides of HfO<sub>x</sub>/HfO<sub>y</sub>/

HfO<sub>x</sub> ( $x < y$ ) were reported by Lu *et al.*<sup>[86]</sup>, showing high non-linearity  $>10^{10}$  and high on-current up to 3 mA (Figs. 6(g) and 6(h)). It was revealed that the discrete O–O bonds existed in the oxygen-rich HfO<sub>y</sub> layer, which could oxidize Ag atoms and result in weak filaments. The filament formation and rupture mainly happened in the HfO<sub>y</sub> layer and the interfaces between dielectrics could impair filament stability, which helps to increase the on-current.

Herein, we have discussed many effective methods for performance improvement and some devices exhibit quite satisfying characteristics. However, CF-based selectors are still far from industrial application. Poor uniformity limits the operation accuracy in a dense crossbar array. As filaments rupture spontaneously, the turn-off speed (hundreds of nanoseconds) is relevantly slow compared to RRAM. Endurance is also not sufficient to match with RRAM since excess active metal atoms can easily cause stuck-on issues. Another challenge is the fabrication process. Although some methods mentioned above can improve performance greatly, they are not efficient and suitable for wafer-scale fabrication, such as nano-dots and defective graphene. High-quality selectors with compatible materials and simple structures are still demanded.

### 3.1.2. OTS selectors

OTS selectors usually provide large on-current  $I_{on}$  to drive the phase transition in PCRAM cells, in which the current should be large enough to heat and melt the phase-change material. Meanwhile, the highly densified 3D structure requires large selectivity and low  $I_{off}$  as well. Besides the above critical parameters, an applicable OTS selector should present high endurance (several times more switching cycles than PCRAM materials), comparable switching speed to the PCRAM cell, and high stability to sustain high temperature in the BEOL process. To this end, the chalcogenide materials which contain S, Se, and Te elements stand out due to their excellent performance and full compatibility to PCRAM materials<sup>[88, 89]</sup>. The doped chalcogenide glasses with high crystallization temperature remain amorphous when the electrical current breaks down. Strong covalent elements typically forming tetrahedral sp<sup>3</sup> bonds (C, Si, As, *etc.*) are usually favorable to be added in the chalcogenides because the mixed amorphous alloys are rendered low fragility and slow crystallization rate.

The thermal stability of binary Ge<sub>x</sub>Se<sub>1-x</sub>-based selectors can exceed 350 °C, and  $V_{th}$  can be adjusted by changing the thickness and compositions. The device shows the high on-current density of 23 MA/cm<sup>2</sup> with a fast-switching speed of 2 ns and withstands 10<sup>8</sup> writing cycles. However, the  $I_{off}$  and selectivity are still not satisfactory. To this end, Navarro *et al.*<sup>[91]</sup> fabricated the Ge-rich Ge–Se compounds by co-sputtering of Ge and Ge<sub>30</sub>Se<sub>70</sub> targets. In principle, the increase of Ge content results in more defect states, which can be easily excited by electric fields<sup>[110, 111]</sup>. The Ge<sub>58</sub>Se<sub>42</sub> selector showed an improved selectivity ( $\sim 10^5$ ), low  $I_{off}$  ( $<10^{-10}$  A), and good device endurance up to 10<sup>9</sup>. But the switch speed ( $\sim 50$  ns),  $J_{on}$  (1.5 MA/cm<sup>2</sup>), and  $V_{th}$  (3.4 V) remain insufficient. It was demonstrated that the performance of the Ge–Se OTS device could be tailored by changing the stoichiometry and there was a trade-off between  $V_{th}$  and the crystallization temperature ( $T_c$ )<sup>[90]</sup>. To break the performance limit of Ge–Se materials,

the strong covalent dopants<sup>[92–96]</sup> such as N, C, and As were used to enhance the amorphous network and further increase  $T_c$ . For example, N doping could both reduce  $I_{off}$  and improve the thermal stability (up to 600 °C). Addition of N will introduce strong Ge–N bonds to replace the homopolar Ge–Ge bonds, enhancing the barrier to break these bonds and weakening the diffusion of elements. The Ge–Se–N OTS device<sup>[92]</sup> shows low  $I_{off}$  (2 nA), high selectivity of 10<sup>5</sup>, high on-current density of 23 MA/cm<sup>2</sup>, and endurance of 10<sup>8</sup> cycles. The As-doped Ge–Se appears to be more balanced in all parameters. Ab initio simulations found that As ions can act as donors to pump electrons to the shallow states which originate from the nonbonding electrons in the defective tetrahedral clusters. The Ge–Se–As device presented  $J_{on}$  of 11.1 MA/cm<sup>2</sup>,  $V_{th}$  of 2.5 V, and selectivity of 10<sup>6</sup> (as shown in Figs. 7(a) and 7(b))<sup>[93]</sup>.

Te-based glasses are also one of the most developed materials family, such as GeTe<sub>4</sub><sup>[108]</sup>, GeTe<sub>6</sub><sup>[97]</sup>, B–Te<sup>[105]</sup>, and C–Te<sup>[109]</sup>, showing large on-current density ( $J_{on} > 10$  MA/cm<sup>2</sup>), relatively large selectivity ( $I_{on}/I_{off} > 10^5$ ), and ultrafast switching speed (several nanoseconds). The first Te-based selector material GeTe<sub>6</sub>, unfortunately, has poor thermal stability with low crystallization temperature ( $T_c$ ) of  $\sim 300$  °C and the phase separation issue is rather prominent after several hundreds of cycles. Reducing the content of Te and adding Si into compounds could improve thermal stability due to the formation of strong Si–Te bonds. Koo *et al.*<sup>[102]</sup> replaced Ge by Si, demonstrating a low  $I_{off}$  of 1 nA, high selectivity of 10<sup>6</sup>, and fast switching speed of 2 ns. But at high temperature around 300°C, the leakage current will increase by one order of magnitude. Alternatively, C<sub>0.35</sub>Te<sub>0.65</sub>, B<sub>0.25</sub>Te<sub>0.75</sub> and Al<sub>0.3</sub>Te<sub>0.7</sub> selectors<sup>[104–107]</sup> also present good selectivity ( $>10^5$ ) and low  $I_{off}$  ( $<5$  nA). The thermal stability of C–Te and B–Te based devices can reach up to 450 °C, but they suffer from low  $V_{th}$  ( $\sim 0.7$  V) and insufficient endurance ( $< 10^8$ ). Figs. 7(c) and 7(d) shows the thermal stability of several Te-based binary OTS devices. The high-entropy-like materials such as Ge–As–Te–Si and Ge–As–Te–Si–N OTS materials<sup>[98–101]</sup> could overcome the above drawbacks. It made the As-contained materials the state-of-the-art OTS selectors in modern 3D phase-change memory products. However, the alloying of As is not environment-friendly and they also suffer from the chemical composition complexity which are not compatible with CMOS lines.

Recently, Shen *et al.*<sup>[110]</sup> reported a single-element tellurium (Te) OTS device, exhibiting large  $J_{ON}$  ( $>11$  MA/cm<sup>2</sup>), fast switching speed ( $<20$  ns), and high endurance (10<sup>9</sup> cycles), as shown in Figs. 7(e) and 7(f). In-situ HRTEM investigations were carried out for monitoring the switching process of the TiN/Te/TiN devices, and the crystalline-liquid-crystalline phase transition mechanism was confirmed in the pure elemental-Te switch. It was demonstrated that the device performance matched well with those of GST-based PCRAM cells, which did not deteriorate severely after series connection with PCRAM cells. The intrinsically homogeneous composition and BEOL compatibility of the Te device not only cut the time-consuming material-optimization process but also enable aggressive size downscaling toward sub-10-nm dimensions for realizing 3D memory chips with the highest density. Hence, simplifying the composition as well as new device structures becomes the next battlefield for the OTS research.




Fig. 7. (Color online) Te-based and GeSe-based OTS selectors. (a) Schematic of the TiN/GeSe/W device structure in an As-doped GeSe OTS selector. (b) The OTS  $I$ - $V$  curves of the GeSe-based device. (c) Four Te-based OTS materials show good thermal stability. (d) The  $J$ - $V$  characteristics of the W/C-Te/W device with good selectivity of  $>10^5$ . (e) Cross-sectional TEM images of single-element Te device. (f)  $J_{ON}$  parameters versus electrode diameter in various OTS devices. Reproduced with permission from (a, b) Ref. [104] Copyright 2018 IEEE Publishing, (c, d) Ref. [93] Copyright 2019 ACS Publishing, (e, f) Ref. [110] Copyright 2021 Science Publishing.

### 3.1.3. MIT selectors

Although MIT devices have a fairly high on-state current ( $>1$  mA) and relatively high endurance ( $>10^8$ ), small on/off ratio ( $\sim 100$ ) limits their developments in the selector field. Meanwhile, VO<sub>2</sub>, one of the main MIT materials with a transition temperature of only 341 K possesses poor thermal stability. The other main material, NbO<sub>2</sub>, has multiple oxidation states<sup>[112]</sup> limiting the NbO<sub>2</sub>-based MIT selector.

Many efforts have been made to improve the performance of MIT devices. One reliable option is doping such as Al and Ti elements<sup>[113–115]</sup>. Metal impurities help to decrease the

leakage current. They also induce oxygen vacancy pathways in the electroforming process, which improve the uniformity. In addition, the precise control of the oxygen content in the film can also help performance enhancements of NbO<sub>x</sub>-based MIT devices. Luo *et al.*<sup>[116]</sup> and their subsequent work<sup>[117]</sup> performed an in-depth study on the effect of oxygen flux in magnetron sputtering, and achieved extremely high endurance ( $\sim 10^{12}$ ), fast switching speed at the level of 10 ns, and large on-current density (4.8 MA/cm<sup>2</sup>).

In summary, the three types of selectors have distinct characteristics. CF-based selectors have the highest selectivity






Fig. 8. (Color online) (a) Schematic diagram of biological neurons. Presynaptic currents are integrated in neurons. When the membrane potential reaches a certain threshold, an action potential is generated. (b) The circuit of LIF neuron. The capacitor acts as the membrane and implements integration effect via the charging process. The resistor is used to limit the current through the  $\text{VO}_2$ -based MIT device, which is the output signal of the neuron. (c) LIF neurons with voltage spike output. (d) Neurons based on single volatile TS memristors and its voltage input and current output. (e) HH neurons based on two  $\text{VO}_2$  devices, detailed simulation of biological neuronal cell membrane ion channels with over 30 neural dynamic characteristics. (f) The device used to achieve neuron intrinsic plasticity and the frequency of the output spike of this neuron versus the strength of the presynaptic input signal. (g) FeFET-based LIF neurons with inhibitory synaptic inputs, and their pulse input and output signals. (h) LIF neuron circuit with spiking frequency adaptation, and the output spiking waveform (frequency becomes stable over time). Reproduced with permission from (b) Ref. [122] Copyright 2016 IEEE publishing, (c) Ref. [123] Copyright 2017 IEEE publishing, (d) Ref. [124] Copyright 2018 Wiley-VCH, (e) Ref. [127] Copyright 2018 Springer Nature, (f) Ref. [129] Copyright 2021 IEEE publishing, (g) Ref. [130] Copyright 2019 IEEE publishing, (h) Ref. [131] Copyright 2022 IEEE publishing.

and lowest leakage current, which are promising for 1S1R memory technology, but they have the poorest endurance and uniformity due to the intrinsic stochasticity, which greatly limit the applications. Improvements of endurance and on-current are still in development. OTS selectors have very high compatibility with PCM devices, but the selectivity and leakage current have to be improved. The advantages of MIT selectors are fast switching speed, but they have the smallest selectivity. Devices with CMOS compatible materials and simple structures should be considered to reduce fabrication cost. In addition, co-design of selector and memory should be paid more attention because an inappropriate match can cause severe performance degradation.

## 3.2. Neuromorphic computing

### 3.2.1. Artificial neuron

With the restriction of the von Neumann bottleneck and the ending of Moore's law, search for advanced computing technologies is in high demand. Therefore, brain-inspired neuromorphic computing technologies with non-von Neumann architectures appear and play important roles in AIoT systems. They attract much attention from industry and academia owing to its parallel computing capability and lower energy consumption. Hardware implementation is an important step during the development of neuromorphic computing. Among various neuromorphic devices, artificial neuron is one of the cru-

cial issues.

In a biological system, as shown in Fig. 8(a), dendrites work as the input of the neuron which receive and integrate the signals from other neurons through the synapses, while the axon works as the output of the neuron, connected with the dendrites of the nearby neurons through synapses<sup>[118]</sup>. To describe the behavior of neurons, many mathematical models have been established, such as integrate-and-fire (IF)<sup>[119]</sup>, leaky integrate-and-fire (LIF) and Hodgkin–Huxley (HH) model<sup>[120]</sup>. The HH model systematically describes the dynamic behavior of the membrane potential in terms of various ion channels of the soma and dendrites, which is very complicated for hardware implementation. The IF model, however, gives a concise description of biological behavior, *i.e.* the neuron receives input from the presynaptic neuron and then generates excitatory or inhibitory postsynaptic currents. The membrane potential will gradually increase and the action potential is triggered when the membrane potential reaches a threshold value. The LIF model solves the problem that the membrane potential keeps constant when the input is withdrawn, which is contrary to the actual biological behavior. Thus, the LIF model is widely applied in the current SNN.

Artificial neurons based on CMOS circuits suffer from problems like low integration density and high power consumption<sup>[121]</sup>. Fortunately, the introduction of volatile memristive devices greatly simplifies the circuits and improves efficiency




Fig. 9. (Color online) (a) An 8 × 8 artificial neural network integrated by Pt/HfO<sub>x</sub>/Pd non-volatile memristors and Pt/Ag/SiO<sub>2</sub>:Ag/Ag/Pt MCF-TS memristors. (b) Schematic of the constructed fully memristive Temporal Coding 256 × 5 SNNs and the hardware implementation. (c) Artificial neuron integrated with dendrite and soma, where Pt/TiO<sub>x</sub>/Ti volatile memristor is used as dendrite and Pd/NbO<sub>x</sub>/Nb/Pd MIT device is used to generate action potential. (d) A simple neural network demonstration, using the same device in the synaptic and neuronal parts, and showing *I*–*V* sweeping operating in resistive switching mode and threshold switching mode, respectively. Reproduced with permission from (a) Ref. [138] Copyright 2018 Springer Nature, (b) Ref. [143] Copyright 2022 Wiley-VCH, (c) Ref. [141] Copyright 2020 IEEE publishing, (d) Ref. [144] Copyright 2022 Wiley-VCH.

due to their similar properties with the biological neuron. In 2016, Lin *et al.*[122] demonstrated an LIF neuron using VO<sub>2</sub>-based MIT device, which is integrated in series with a resistor and in parallel with a capacitor (Fig. 8(b)). The capacitor acted as the membrane and achieved integration effect via the charging process, while the resistor was used to limit the current across the MIT device. When the membrane potential reached the threshold, the neuron would output current spikes. Later, the neurons were modified to achieve voltage spiking output (Fig. 8(c))[123]. To establish neurons with low energy consumption, CF-based TS devices of Ag/FeO<sub>x</sub>/Pt[124] were employed to construct a compact artificial neuron without peripheral circuits due to its ultra-low *I*<sub>off</sub> and ultra-nar-

row pulse tunability (Fig. 8(d)). Recently, Cao *et al.*[125] proposed Hf<sub>0.2</sub>Zr<sub>0.8</sub>O<sub>2</sub> anti-ferroelectric film to achieve neurons with low energy consumption (37 fJ/spike) and high reliability (>10<sup>12</sup> cycles). The above LIF neurons can achieve at least three basic functions: membrane potential leakage and integration, threshold-excited spiking action potential, and an input-modulated output spike frequency. Nevertheless, they do not characterize in detail the intrinsic properties of biological neurons. Thus, Pickett *et al.*[126] reported an HH neuron using two NbO<sub>2</sub>-based devices as ion channels of biological neurons. Subsequently, further optimization was made by Yi *et al.*[127] where the neuron possessed all three types of excitability and almost all biological neuronal dynamics (Fig. 8(e)). These

years, more attention is focused on modifications of the LIF model to achieve more biological neuron functions with lower hardware cost and energy consumption. Liu *et al.*<sup>[128]</sup> achieved output frequency adaption (homeostasis function) by connecting an analog memristor under the influence of continuous input pulses in series to the neuron circuit. Later, Wei *et al.*<sup>[129]</sup> reported the similar function more reliably using an additional transistor circuit (Fig. 8(f)). With continuous pulse stimulation, the output spike frequency will stabilize at a constant value. Compared to LIF neurons without frequency adaption, the recognition accuracy was improved by 3 percentage points in the simulation based on MNIST dataset. Luo *et al.*<sup>[130]</sup> added an inhibitory pulse input by using a transistor as a voltage controlled leaky channel in FeFET-based LIF neurons, as shown in Fig. 8(g), resulting in an accuracy of 93% in the network simulation. Most of the above optimization efforts rely on external components, which is clearly detrimental to the circuit area. Wu *et al.*<sup>[131]</sup> proposed a combined device, as shown in Fig. 8(h). It consisted of a TaO<sub>x</sub> non-volatile memristor and a VO<sub>x</sub> volatile threshold switching memristor. By regulating the conductance of TaO<sub>x</sub> layer, it was possible to modulate the excitation threshold of the neurons. Wang *et al.*<sup>[132]</sup> reported a similar scheme where the delay of the output spike relative to the input pulse could be modulated by changing the initial state of the device. It is important to maintain the accuracy of the entire network even when some of the synapse devices suffer from stuck-on failures.

### 3.2.2. Fully memristive neural network

Artificial neural network arrays based on memristive synapse devices and CMOS neurons have been widely reported<sup>[133–136]</sup>, and even the corresponding chips have been produced<sup>[137]</sup>. However, in order to achieve high density and high efficiency, fully memristive neural networks are still demanded. In 2018, Wang *et al.*<sup>[138]</sup> realized fully memristive neural networks employing volatile and non-volatile memristors, as shown in Fig. 9(a). The neuron consisted of an CF-based TS memristor and a capacitor in parallel to implement a simple LIF function. Duan *et al.*<sup>[139]</sup> and Li *et al.*<sup>[140]</sup> also demonstrated the inference process of small-scale memristive neural networks. These works demonstrated the potential of memristive neural networks for unsupervised or supervised learning and pattern classification compared with CMOS solutions with a large number of transistors, but it also left several questions.

The first and foremost problem is the power consumption of the hardware network, although volatile TS memristor-based neurons have advantages in terms of area and energy consumption compared to CMOS circuits, facilitating large-scale integration. Zhang *et al.*<sup>[141]</sup> exploited the feature that the first output spike of a neuron has different delays under different input signal strength to change the common spiking frequency coding to the first spike arriving time coding. Only the first excitation spike is valid, and all other outputs will be suppressed, which is also consistent with synaptic spiking-time-dependence-plasticity (STDP), as shown in Fig. 9(b). Both Wang *et al.*<sup>[142]</sup> and Li *et al.*<sup>[143]</sup> took the approach of filtering the tiny signals, which means that only the strong enough signals can excite neurons. Among them, Li *et al.*<sup>[143]</sup> used TiO<sub>x</sub>-based volatile memristors as dendrites instead of

the common parallel capacitor or parasitic capacitance of neural components to filter out the weaker presynaptic current, as shown in Fig. 9(c). The energy consumption is only 5.6% of the GPU while processing the same task. By avoiding the accumulation of unimportant current information on neurons, this scheme not only improves the energy efficiency of the whole neural network, but also improves the recognition accuracy.

Nevertheless, it is worth noting that the above fully memristive neural networks use at least 2 or even more than 2 types of memristors, which inevitably brings some problems such as the interaction of multiple materials and the mismatch of different kinds of devices. Moreover, the above memristive neural networks only demonstrated the inference process of single layer network without afferent neurons, have not addressed the question of whether afferent neurons and interneurons' output spikes can drive postsynaptic devices. Thus, heterogeneous integrated neural networks using different kinds of devices may have lurking perils in terms of synergy. The brand-new V/HfWO<sub>x</sub>/Pt memristor proposed by Fu *et al.*<sup>[144]</sup>, as shown in Fig. 9(d), can work in both non-volatile resistive switching mode and volatile threshold switching mode, so it can be used as a synaptic device or to construct artificial neurons. Yu *et al.*<sup>[145]</sup> also reported similar homogeneous integration schemes, which effectively solves the mismatch of device parameters and improves the reliability of the entire hardware network. Of course, there are still many problems limiting the development of fully memristive neural networks, including slight changes in the conductance of synapse devices under the influence of continuous output spikes from anterior neurons, and degradation of neuron devices under the continuous stimulation of presynaptic current, etc. Therefore, the road to fully memristive neural networks has a long way to go.

### 3.2.3. Artificial sensory neuron

The sensory system is an important part of AI, for example, ANN can be used for real-time image processing and pattern classification in the field of autonomous driving, robotics, etc.<sup>[146,147]</sup>. But traditional AI sensory system relies on complex sensors, signal processing circuits, processors and memory, which means a lot of energy is consumed while processing real-time external information at excessive hardware cost<sup>[148]</sup>. It's clearly detrimental to the edge devices of the IoT for real-time information processing.

Fortunately, volatile TS memristor based sensory neurons can encode external information into spikes, which can be directly exploited by SNNs, helping system reduce unnecessary power consumption<sup>[22, 149–158]</sup>. In fact, many sensory spiking neurons, some also called nociceptors, have been currently reported to respond to external stimuli, including mechanical force<sup>[156–158]</sup>, light<sup>[152]</sup>, heat<sup>[154]</sup>, curvature<sup>[157]</sup>, etc. Examples of neurons that can perceive mechanical forces, light and heat are shown in the Figs. 10(a)–10(c). Interestingly, their circuit structure is almost similar to that of the previously reported LIF model spiking neurons. The difference is that the resistor originally connected in series with the neuron is replaced by a tunable resistor that can be adjusted by different stimuli, which will result in different output spiking frequency response from the neuron depending on the voltage division between the sensory resistor and the neuron device under a fixed input voltage amplitude. These works usually re-






Fig. 10. (Color online) (a–c) The environmental input signal are mechanical force, light, and heat, respectively. The sensory neurons, and their output signal characteristics are also shown. Essentially, the load resistors of the common LIF neurons are replaced with various types of sensing resistors. (d) A  $20 \times 20$  sensory neuron array for object classification simulation, which shows 8 objects with different shapes and temperatures, having 400 afferent neurons, 50 hidden layer neurons, and 8 output neurons. The final result is a reliable classification. Reproduced with permission from (a) Ref. [154] Copyright 2022 Wiley-VCH, (b) Ref. [152] Copyright 2022 Wiley-VCH, (c) Ref. [157] Copyright 2022 Springer Nature, (d) Ref. [158] Copyright 2022 Wiley-VCH.

quire an additional power supply, which has to occupy a certain area and generate static power consumption. Zhang *et al.*[156] and Song *et al.*[155] solved this problem in force-sensing neurons and heat-sensing neurons by using piezoelectric nanogenerator and thermocouple, respectively. However, as a simulated human sensory system, sensory neurons at this stage tend to be used as nociceptors, *i.e.* the spiking responses are available as soon as the stimulus input, which corresponds to the stimulus maladaptation of biological sensory neurons. In fact, humans can adapt to a certain intensity of external stimuli without reacting. Moreover, current visual neurons can only respond to light intensity, and then when it comes to image recognition or spatial perception tasks, neurons that can only process one-dimensional information are more than adequate. Therefore, it is necessary to urgently develop sensory neurons with richer functions, better percep-

tion ability and more comprehensive perceptual information.

As a kind of afferent neuron, current works have demonstrated their ability to convert analog signals into SNN-applicable spikes, but relative reporter, which demonstrates sensory neurons with SNN synaptic devices as well as output neurons, is rare. Zhu *et al.*[158] showed a small in-sensor computing network at the simulation level that allows accurate recognition of the shape, weight, and temperature of objects, as shown in Fig. 10(d). However, there is still no hardware level demonstration, which we think is the inevitable trend of future development. While there is certainly the same difficulty of integrating different hardware together as in FHMNNs, some solutions to help the FHMNNs implementation have been proposed in the previous section, which can be a guideline for implementing in-sensor computing at the hardware level.




Fig. 11. (Color online) (a) Schematic illustration of TRNG and its difference with PRNG. (b) OTS-based TRNG using the Weibull distribution of on-time to generate random bits. (c) One of the mainstream TRNG structures containing comparator, AND, clock and counter. (d) NbO<sub>x</sub>-based TRNG circuits. (e) The circuit design of a recent reported TRNG based on CF-TS devices. (f) 15 excitation pulses are applied to the diffusive memristor ( $V_1$ ). The stochastic fire spikes ( $V_2$ ) are sent to a comparator and will induce the random number of voltage pulses at node 3 ( $V_3$ ).  $V_3$  will be then sent to a one-bit counter as the clock signal. The output of the one-bit counter represents the odd or even of the fire spikes. "1" and "0" represent that the numbers of fire spikes are ODD and EVEN, respectively. (g) Demonstration of the basic conception of PUF. (h) Hardware implementation of the PUF. (i) Read-conductance of each device at 0.5 V in the array. (j) Operation principle of the PUF in the array. (k) The uniqueness (inter-PUF) and reliability (intra-PUF) performances of the TS-based PUF. Reproduced with permission from (b) Ref. [159] Copyright 2019 IEEE publishing, (c) Ref. [160] Copyright 2017 Springer Nature, (d) Ref. [163] Copyright 2021 Springer Nature, (e, f) Ref. [81] Copyright 2022 Wiley-VCH, (h–k) Ref. [164] Copyright 2021 IEEE publishing.

### 3.3. Hardware security

With the rapid development of AIoT, massive privacy information and encrypted data is stored and communicated in the edge. How to protect the data with low cost becomes a serious problem. Hardware-intrinsic security primitives such as true random number generator (TRNG) and physical unclonable function (PUF) units can be the solutions, which recently attract great attentions. Many researchers have proposed various devices (SRAM, STT-MRAM, RRAM) to achieve TRNG or PUF. Among them, random raw noises are used as an entropy source, and then a post-processing circuit is combined to generate random signal. These methods suffer from the problem of high energy consumption and large device area, which is not appropriate for the edge devices. The volatile TS memristors feature intrinsic stochasticity, high density and low energy consumption, which have great potential to break the dilemma. Consequently, volatile TS memristor-

based TRNG and PUF becomes promising hardware security primitives of the AIoT system and deserve in-depth explorations.

#### 3.3.1. True random number generator

As shown in Fig. 11(a), random numbers generated by PRNG are driven by mathematical algorithms. Though the very-long-period pseudo random sequence could be designed, it is still predictable due to the defect of algorithm and the social engineering attack. Instead, TRNGs are driven by random parameters, such as thermal noise, random oscillations, etc. These random parameters are usually derived from the physical mechanism of the device, or the oscillator. It produces an unpredictable and fully random sequence.

The inherent variability in threshold voltage results in a bimodal distribution of on/off states which can be easily converted into digital bits. Chai *et al.*[159] found that the GeSe-based OTS device had an equal probability in on or off states

Table 2. Comparisons of TRNGs based on different types of TS devices. “–” means that no such characteristic was found.

Device	Entropy source	Throughput (kb/s)	Energy consumption (pJ/bit)	Endurance	NIST test
TiN/GeSe/TiN [159]	Threshold voltage	1000	–	$1 \times 10^{11}$	12 tests passed
Pt/Ag/Ag:SiO <sub>2</sub> /Pt [160]	Switching time	6	0.17	$6 \times 10^7$	15 tests passed
Pt/HfO <sub>2</sub> /TiN [161]	Switching time	6	–	–	8 tests passed
Pt/HfO <sub>2</sub> /TiN [162]	Switching time	16	–	–	15 tests passed
Pt/Ti/NbO <sub>x</sub> /Pt [163]	Oscillation time	40	5230	$2.4 \times 10^7$	15 tests passed
Cu <sub>0.1</sub> Te <sub>0.9</sub> /HfO <sub>2</sub> /Pt [74]	Switching time	32	–	–	15 tests passed
Ag/TiN/HfO <sub>x</sub> /HfO <sub>y</sub> /HfO <sub>x</sub> /Pt [81]	Firing spikes	108	–	$1 \times 10^6$	15 tests passed

when the amplitude and width of the applied voltage pulse was 2.7 V and 1  $\mu$ s, respectively (Fig. 11(b)). Although a random bit stream of 0 and 1 can be generated, the TRNG approach owns few disadvantages. The method greatly depends on the exact distribution of the measured parameters ( $V_{th}$  or  $t_{on}$ ), and the set threshold values (amplitude and width of pulse) must be based on amounts of statistical data, which easily induce inaccuracy if the sample size is not big enough. In addition, the poor D2D uniformity makes the determination of threshold values hard and leads to inaccuracy. To avoid the insufficiency, Jiang *et al.*[160] introduced the voltage-to-time conversion scheme and used switching time of diffusive memristors as entropy sources in their work (Fig. 11(c)). After that, the TRNG containing flip-flops or counters has gradually become one of the mainstream structures[161, 162]. Although the accuracy problem is solved, the generated random bit rate is too low to match with the computer system. To increase the throughput of TRNG, Kim *et al.*[163] reported a self-clocking TRNG based on the MIT device, as shown in Fig. 11(d). The randomness was processed by the T flip-flop and output as binary bits. The throughput was improved to 40 kb/s. Recently, Lu *et al.*[81] designed a TRNG based on Ag/TiN/HfO<sub>x</sub>/HfO<sub>y</sub>/HfO<sub>x</sub>/Pt CF-TS device (Fig. 11(e)). The comparator sent a high-level output to the 1-bit counter when the voltage of firing spikes exceeded the reference value (Fig. 11(f)), and then the 1-bit counter flipped, which converted the number of even or odd firing spikes to random binary bits. The throughput was enhanced to 108 kb/s and passed the standard statistical test package developed by the National Institute of Standards and Technology (NIST). The entropy source, throughput, energy consumption, endurance, and NIST test of the TS-based TRNG works are listed in Table 2.

The three types of TS devices have different switching mechanisms, which make their own advantages and disadvantages in throughput, energy consumption, and endurance. Due to ultralow leakage current, CF-based TS devices are good at energy consumption control, while their throughput and endurance are limited by the slow switching speed and poor cycle endurance. In contrast, MIT devices have faster switching speed, which result in faster throughput. However, the thermal and phase instability of MIT materials (VO<sub>x</sub> and NbO<sub>x</sub>) block their endurance and reliability. As for OTS devices, they have relatively better switching speed and endurance, but bad power consumption control. There are some suggestions for TRNG performance enhancements from device perspectives. Firstly, if the application has higher requirements on the throughput, and attention should be paid to the switching time of the device, and the swing of the oscillation voltage (threshold voltage - hold voltage), which are

negatively correlated with throughput, and thus, OTS and MIT devices will be more suitable. Secondly, when energy consumption is the crucial indicator of the application, CF-based TS devices are recommended for TRNG design. Meanwhile, the leakage current and operation current are also the main parameters to be considered, which are benefited to the control of energy consumption. Lastly, if the endurance is significant in the application, OTS and MIT devices are suggested to be used in design. And the pulse endurance of the device is very important, which is positively relevant to the TRNG endurance.

Considering the serial structure of the entropy source and post-processing circuit of the TS-based TRNG, there are also several details worth attention in terms of circuit design. The entropy source generation circuit is usually composed of TS devices, while the post-processing circuit is usually composed of CMOS-based digital or analog chips. Therefore, the speed and endurance bottlenecks of TS device-based TRNG mainly lie in the entropy source generation circuit, while the energy consumption limitation primarily lies in the post-processing circuit. Firstly, the throughput of the TRNG could be promoted by increasing the rate of operations that stimulate entropy source or by increasing the number of random bits generated per operation. Secondly, endurance could also be improved by increasing the number of random bits generated per operation. Lastly, if designers want to reduce the overall energy consumption of the TRNG, it is recommended to choose low-power chips or to reduce the size of the post-processing circuit. In summary, not any type of TS device is almighty for TRNG design. Different types of TS devices can bring different performance advantages such as low energy consumption, high throughput, and high durability in TRNG. Designers need to select devices according to actual application scenarios. In the future, performance breakthroughs of TS devices are also expected to push the developments of TRNG.

### 3.3.2. Physical unclonable function

For the information security, the digital data is protected through confidentiality and authentication technologies. The TRNG can work as a random key generator for the authentication, but these keys still need to be stored in digital memory, which could be dangerous. The PUF can solve the problem to act as both key generator and key storage. The basic concept of PUF is illustrated in Fig. 11(g). It takes advantage of the unavoidable fluctuation during the manufacturing process, which means there will not be two identical devices. In other words, a PUF is the fingerprint of a physic object. Mathematically, the configurable part of the PUF is generally called *challenge*, which can also regard as the input. The particular measurement of the physical state under a challenge is called *re-*



sponse. When a challenge is imposed on the PUF, each unit of the PUF will give a sub-response to the challenge. As the challenge changes, so does the response. There are slight technique differences in the manufacturing process, which makes it challenging to observe the topography differences of the device and reproduce the differences, and generate random fluctuations in the device performance. Even if fabricated with the same process parameters, it is almost impossible to manufacture a device with identical performance. Therefore, identifiability and physical unclonability are two core properties to be satisfied in PUF units.

Recently, PUF units based on volatile TS devices attract great attention due to the intrinsic stochasticity that the device can randomly switch to LRS or stay at HRS under a certain voltage pulse. Ding *et al.*<sup>[164]</sup> reported a PUF based on the MIT device, where the hardware system contained TS device array and peripheral circuits, as shown in Fig. 11(h). Fig. 11(i) exhibited a random distribution of the read-conductance at 0.5 V in a  $32 \times 32$  array. According to the PUF operating principle in Fig. 11(j), the selecting signal of row-column pair is the challenge, and the current on each selected wire is the sum of main cell leakage, non-linearity, and sneak current through half-selected or unselected cells. Due to the random distribution of conductance, the respective sums of the read currents of the two columns were not equal. By comparing the current magnitudes of two selected columns with a comparator, a response corresponding to the challenge could be obtained. As shown in Fig. 11(k), the mean value of inter-die and intra-die Hamming distance is 0.49971 and 0.00039 respectively, which is close to the ideal value and the uniqueness of proposed PUF was verified.

There is a corresponding relationship between the performances of the PUF, such as uniformity, uniqueness, reliability, endurance, and strength, and the performances of TS devices, such as randomness of entropy source, C2C and D2D variation, endurance, and scale of the array. However, there are several problems to be solved for the TS-based PUF. Firstly, the array scale is still small, which makes challenge-response pairs (CRPs) too few to guarantee security. Secondly, due to the limited endurance of the TS device, it is hard to store the key for a long time. It might induce the response generated at the beginning to be different from that after several operations, which means it cannot be reproduced. Hence, improving the stability of the TS device and the scale of the TS array will be of significance for TS-based PUF applications.

### 3.4. Other applications

#### 3.4.1. Steep subthreshold slope transistor

Metal oxide semiconductor field-effect-transistor (MOSFET) is an important type of electronic device in the large-scale integrated circuit industry. The power consumption becomes one of the main challenges as the dimensions scale down. To achieve high energy-efficiency in MOSFET, the transistor should have a steep subthreshold slope ( $SS = dV_g/d\log I_d$ , *i.e.* the gate voltage required to increase the drain current by ten times in sub-threshold regime, in the unit of mV/decade), low leakage current, and low working voltage. However, the sub-threshold slope of conventional MOSFETs is limited to 60 mV/decade due to the thermionic carrier injection mechanism. The lowest limit of SS value has caused to exponentially increase the off-state leakage current with mono-




Fig. 12. (color online) Selected performance of three types of TS devices. The selected values are the maximum or minimum values of the performances in Table 1 from Refs. [75, 84, 86, 90, 93, 104, 116, 181, 183, 188, 189]. Switching energy is roughly estimated from voltage pulse measurements,  $E = Vt$  where  $V$  and  $t$  are the amplitude and width of the applied voltage pulse, respectively,  $I$  is the current response to the pulse<sup>[27]</sup>.

tonically decreasing the threshold voltage, and thereby, it is difficult to control the passive power consumption in integrated circuit and it also influence the further decrease of operation voltages. Several solutions have been proposed in the material and device community, including impact ionization MOSFET based on avalanche breakdown, tunnel FET based on band-to-band tunneling, hyper-FET based on the metal-to-insulator transition in  $\text{VO}_2$ <sup>[165–168]</sup>. Nevertheless, these methods either cannot achieve an ultralow subthreshold slope or demand high drain voltages. As listed in Table 1, the CF-based TS devices possess ultra-low leakage current and steep switching slope less than 1 mV/decade. Consequently, the configuration of CF-based TS device in series with the drain of the MOSFET is suggested to construct steep subthreshold slope transistors. Song *et al.*<sup>[169]</sup> connected a  $\text{AgTe}/\text{TiO}_2$ -based TS device in the series with the drain of a transistor in 2016 and the SS value of 5 mV/decade was obtained. The leakage current was also at a small value  $\sim 1$  pA. After that, some other TS devices used for steep subthreshold slope transistor were reported successively, such as  $\text{W}/\text{Cu}_2\text{S}/\text{W}$ <sup>[170]</sup>,  $\text{Ag}/\text{HfO}_2/\text{SiO}_2/\text{p-Si}$ <sup>[171]</sup>,  $\text{Ag}/\text{Ti}/\text{HfO}_2/\text{Pt}$ <sup>[172]</sup>. However, all the above TS-based transistors exhibit the subthreshold slope at the level of  $\sim 5$  mV/decade. It is still an urgent demand to further develop transistors with an ultra-steep subthreshold slope.

#### 3.4.2. volatile memristor as logic device

Boole logic is part of the basic of digital circuit and the device realization of it is an important issue in electronics. In literature, non-volatile memristor devices are always used for Boole logic application. A recent study by Park *et al.*<sup>[173]</sup> revealed that the TS devices also could be used for realization of Boole logic. They fabricated  $\text{Ag}/\text{HfO}_x/\text{N}/\text{Pt}/\text{Ti}$  device to accomplish the AND and OR logic in a  $2 \times 2$  array. The inputs are

the two separated voltages applied on the two TS devices, and the output is the voltage measured at the shared top electrode of the devices. The state "1" and state "0" represent that the voltage is 0.35 and 0 V separately. For AND operation, only if the input of the two devices are both "1" (0.35 V), will the output be state "1" (0.35 V). Unfortunately, only the functions of AND and OR logic were accomplished in this work. Realization of all the sixteen Boole logic function with TS devices is to be continued.

#### 4. Conclusions and perspectives

Volatile threshold switching memristors play an important role in AIoT systems, enabling the entire processes of data and information collection, storage, analysis and communications. In the review, three types of TS devices are discussed in details from the views of materials, switching mechanisms and applications. The distinctive characteristics of CF-based TS, OTS and MIT devices are summarized in Fig. 12 including on/off ratio, leakage current ( $I_{\text{off}}$ ), on-state current ( $I_{\text{on}}$ ), threshold voltage ( $V_{\text{th}}$ ), switching speed, uniformity ( $\sigma/\mu$ ), and endurance. The CF-based TS devices present excellent on/off ratio, small  $V_{\text{th}}$ , and ultra-low leakage current, while OTS and MIT devices exhibit good switching speed and on-current. However, the performance enhancements are still urgently demanded for the commercialization of TS devices. The suggestions are shown below.

(1) *On-off ratio.* On/off ratio enhancement includes the reduction of leakage current and the increase of on-current. CF-based TS devices have a high on/off ratio because of the ultra-low leakage current (even at the level of 0.01 pA), which results from the highly insulating properties of dielectrics when the filament is dissolved. In order to fulfill the requirements of selectors in cross-point 1S1R memory technology, the on-current should reach at least 1 mA. The main idea for on-current enhancement is to guide the formation of multiple weak filaments at the high compliance current. There are various strategies from the aspects of active electrode, interface and dielectrics. Changing the active electrode structure (for example, nanodots/nanotips) or material component (for example, alloys or compounds) instead of active metal thin films can control and modulate the strength of filaments. Employment of multi-layer (bilayer or trilayer) dielectrics can constrain the filament formation in the specific switching layer. In addition, defective graphene film with nanoscale holes at the interface between active metal electrode and dielectrics work as atom filter and constrain the position and size of the filaments, which greatly raises the on-current. As for OTS and MIT devices, small on/off ratio and high leakage current are the main challenges for the selector applications. After electroforming (soft breakdown) process, the resistance of dielectric becomes lower than the initial state and cannot recover. Therefore, a more insulating dielectric (also known as electron barrier), for example,  $\text{Al}_2\text{O}_3$ , is always added in the switching layer to reduce the leakage current.

(2) *Switching speed.* The switching speed includes both the delay time of turn-on and relaxation time of turn-off under the voltage pulses. The high switching speed of the OTS and MIT devices is induced by the extremely fast crystallization rate and fast phase transition, respectively. But the mobility of the active metal ions in the dielectrics limits the switch-

ing speed, especially the turn-off speed of CF-based TS devices. To accelerate the spontaneous rupture process, some effective methods are proposed. The relaxation time has linear dependence on the amplitude and width of the applied voltage pulse. In addition, it is also related to the nucleation barrier energy  $W_0$  of the dielectric materials from the view of nucleation theory. Since the  $W_0$  value is related to surface tension, searching for materials possessing high interface energy against metallic filaments would be the key to modulate relaxation time.

(3) *Uniformity.* All the three types of TS devices have poor uniformity and large variation of operation parameters (for example,  $V_{\text{th}}$ ,  $I_{\text{off}}$ ) due to the stochastic atomic arrangements during the processes of filament formation and rupture. The intrinsic stochasticity of TS devices is good for some specific applications. For example, the requirement of the random entropy source makes TS devices the perfect unit for the security application like TRNG and PUF. However, the stochasticity has a negative effect on selector and neuromorphic devices. CF-based TS devices show large variation of  $V_{\text{th}}$  value ( $\sigma/\mu$ , standard deviation divided by average value) even up to 20%. To reduce the stochastic formation and rupture of filaments, the main solution is to restrict the filament formation in specific positions from the view of electrode and dielectric modification. The variation of 20% could be reduced to less than 5%, but the employed methods are not compatible with CMOS and memory devices, for example, chemical synthesis of Ag nanoparticles.

(4) *Endurance.* The reliable characterization of endurance is the first issue to be solved. Lanza *et al.*<sup>[174]</sup> claim that most endurance tests based on resistance *versus* cycle plots contain very few data points (even <20), which is highly inaccurate and unreliable because it cannot reliably demonstrate that the device effectively switches in every cycle and it ignores C2C and D2D variability. They constructed endurance plots showing one data point per cycle and resistive state and combined data from multiple devices. According to the characterization rule, the endurance of MIT and OTS devices is usually less than  $10^{10}$  cycles, while CF-based TS devices show relatively poor endurance less than  $10^8$  cycles due to the excessive injection of active metal ions after several operations leading to the stuck-on issues. Diffusion barrier layers such as TiN are always used to inhibit the excessive injection. In addition, alloy or compound electrodes are also proved to be effective for endurance enhancement. High endurance ensures that the response of the devices after repetitive operations can still be consistent, which is valuable for the security applications and large memory array.

For the practical implementation of memristors-based system, the devices would be required for mass production using mainstream manufacturing technology. Most of the present peripheral circuits/components for neuromorphic computing and hardware security are based on the current CMOS technology. Realizing the excellent integration and compatibility between TS and CMOS devices/techniques is very important. The above materials and methods have been reported for improving performances of TS devices. However, some of the methods are not compatible with the CMOS technology, which would not be accepted by the IC industry. Apart from device optimization, there is no uniform theory on switching

mechanisms of TS devices due to the lack of effective characterizations. *In-situ* HRTEM characterization and first principles calculation are helpful to observe and understand the evolution of metallic conductive filaments. However, when the filament composition becomes complex especially with various performance optimization schemes, the traditional evolution model of Ag or Cu conductive filaments is obviously insufficient to meet the demand. For example, multi-metal (CuAg) filaments and oxygen vacancy-metal coupling filaments (Vo-Ag) lack effective observation methods and theoretical models. With a combination of materials and physics theories, breakthrough can be carried out from the views of electronic structure and crystal structure of materials. Therefore, we should further investigate the switching mechanisms of TS devices and find proper materials or methods that are suitable for commercial applications.

At last, the research of TS devices cannot be separated from the basic requirements of AIoT applications, including data and information collection, storage, processing and communication. To solve the sneak current problem, an ideal selector should be scalable and stackable with high nonlinearity, low leakage current ( $\sim$ pA), high on-current ( $>100 \mu$ A), fast switching speed ( $\sim$ ns), excellent endurance ( $>10^{10}$ ), and good uniformity. The selectors reported in recent years are only prominent in some aspects even in the single device. To realize the large-scale memristive storage array, in-depth studies on the material system and mechanisms of TS-based selectors are indispensable. For artificial neurons, a simple circuit design, which can exhibit superior performance without capacitor, is desired for high density and efficiency. Employment of the parasitic capacitance of two-terminal TS devices could be a good scheme, but operation voltage, endurance and uniformity should be paid more attention for device performance enhancements. As for TRNG or PUF applications, the device optimization should be aimed at high-frequency operation ( $>1$  GHz), high endurance, low energy consumption for each random bit ( $\sim$ fJ range), and small device area ( $\sim$ nm range). At the circuit level, smaller area occupation and simple design are more desirable. Finally, novel multi-functional applications are expected in future, which should be closely based on the feature of spontaneous decay and stochasticity. We are looking forward that volatile TS devices occupying a crucial role in the AIoT era.

## Acknowledgements

This study was supported by the STI 2030—Major Projects (Grant No. 2021ZD0201201), National Natural Science Foundation of China (Grant No. 92064012), and Hubei Province Postdoctoral Innovation Research Program (Grant No. 0106182103).

## References

- [1] Morteza R, Maryam S, Mostafa H K. Fog-based smart homes: A systematic review. *J Netw Comput Appl*, 2020, 153, 102531
- [2] Jose J, Peralta A, Christian W, et al. A systematic survey of internet of things frameworks for smart city applications. *Sustain Cities Soc*, 2022, 83, 103949
- [3] IBM. Smarter Planet. 2011-07-14
- [4] Zhang Z, Wen F, Sun Z, et al. Artificial intelligence-enabled sensing technologies in the 5G/internet of things era: from virtual reality/augmented reality to the digital twin. *Adv Intell Syst*, 2022, 4(7), 2100228
- [5] Li J, Yang G. Network embedding enhanced intelligent recommendation for online social networks. *Future Gener Comput Syst*, 2021, 119, 68
- [6] Yang C, Chen H, Chang E, et al. Current advances and future challenges of AIoT applications in particulate matters (PM) monitoring and control. *J Hazard Mater*, 2021, 419, 126442
- [7] Liao Y, Yu N, Zhou G, et al. A wireless multi-channel low-cost lab-on-chip algae culture monitor AIoT system for algae farm. *Comput Electron Agr*, 2022, 193, 106647
- [8] Caleb D, Albert C, Amos D. Artificial intelligence in green building. *Automat Constr*, 2022, 137, 104192
- [9] Chiu M C, Yan W M, Showkat A B, et al. Development of smart aquaculture farm management system using IoT and AI-based surrogate models. *J Agr Food Res*, 2022, 9, 100357
- [10] Jiang D, Li G, Tan C, et al. Semantic segmentation for multiscale target based on object recognition using the improved Faster-RCNN model. *Future Gener Comput Syst*, 2021, 123, 94
- [11] Betty P. Vertical 3D memory technologies. West Sussex: John Wiley and Sons Ltd, 2014.
- [12] Zhu J, Zhang T, Yang Y, et al. A comprehensive review on emerging artificial neuromorphic devices. *Appl Phys Rev*, 2020, 7, 011312
- [13] Alqahtani F, Al-Makhadmeh Z, Tolba A, et al. TBM: A trust-based monitoring security scheme to improve the service authentication in the Internet of Things communications. *Comput Commun*, 2020, 150, 216
- [14] Chua L O. Memristor—the missing circuit element. *IEEE Trans Circuit Theory*, 1971, 18(5), 507
- [15] Ge J, Zhang S, Liu Z, et al. Flexible artificial nociceptor using a biopolymer-based forming-free memristor. *Nanoscale*, 2019, 11(14), 6591
- [16] Xu M, Mai X, Lin J, et al. Recent advances on neuromorphic devices based on chalcogenide phase-change materials. *Adv Funct Mater*, 2020, 30, 2003419
- [17] Carboni R, Ielmini D. Stochastic memory devices for security and computing. *Adv Electron Mater*, 2019, 5, 1900198
- [18] Rajendran G, Banerjee W, Anupam C. Application of resistive random-access memory in hardware security: A review. *Adv Electron Mater*, 2021, 7, 2100536
- [19] Aluguri R, Tseng T Y. Memory technologies devices for 3D stackable cross point RRAM arrays. *J Electron Dev Soc*, 2016, 4(5), 294
- [20] Wang R, Yang J, Mao J, et al. Recent advances of volatile memristors: devices, mechanisms, and applications. *Adv Intell Syst*, 2020, 2, 2000055
- [21] Chen W, Barnaby H J, Kozicki M N. Volatile and non-volatile switching in Cu-SiO<sub>2</sub> programmable metallization cells. *IEEE Electron Dev Lett*, 2016, 37(5), 580
- [22] Yoon J H, Wang Z, Kim K M, et al. An artificial nociceptor based on a diffusive memristor. *Nat Commun*, 2018, 9, 417
- [23] Zhao X, Wang R, Xiao X, et al. Flexible cation-based threshold selector for resistive switching memory integration. *Sci China Inform Sci*, 2018, 61, 060413
- [24] Park Y, Han U B, Kim M K, et al. Solution-processed flexible threshold switch devices. *Adv Electron Mater*, 2018, 4, 1700521
- [25] Saitoh S, Kinoshita K. Oxide-based selector with trap-filling-controlled threshold switching. *Appl Phys Lett*, 2020, 116, 112101
- [26] Sung C, Lim S, Hwang H. Experimental determination of the tunable threshold voltage characteristics in a Ag<sub>x</sub>Te<sub>1-x</sub>/Al<sub>2</sub>O<sub>3</sub>/TiO<sub>2</sub>-based hybrid memory device. *IEEE Electron Dev Lett*, 2020, 41(5), 713
- [27] Lu Y F, Li H, Wan T, et al. Low-power artificial neurons based on Ag/TiN/HfAlO<sub>x</sub>/Pt threshold switching memristor for neuromorphic computing. *IEEE Electron Dev Lett*, 2020, 41(8), 1245
- [28] Li H, Huang X, Yuan J, et al. Controlled memory and threshold



- switching behaviors in a heterogeneous memristor for neuromorphic computing. *Adv Electron Mater*, 2020, 6, 2000309
- [29] Kumar M, Kim H S, Kim J. A highly transparent artificial photonic nociceptor. *Adv Mater*, 2019, 31, 1900021
- [30] Shi Y, Liang X, Yuan B, et al. Electronic synapses made of layered two-dimensional materials. *Nat Electron*, 2018, 1, 458
- [31] Wang M, Cai S, Pan C, et al. Robust memristors based on layered two-dimensional materials. *Nat Electron*, 2018, 1, 130
- [32] Dev D, Krishnaprasad A, Shawkat M S, et al. 2D MoS<sub>2</sub>-based threshold switching memristor for artificial neuron. *IEEE Electron Dev Lett*, 2020, 41(6), 936
- [33] Yang J, Wang R, Wang Z, et al. Leaky integrate-and-fire neurons based on perovskite memristor for spiking neural networks. *Nano Energy*, 2020, 74, 104828
- [34] Wang L, Cai W, He D, et al. Performance improvement of GeTe<sub>x</sub>-based Ovonic threshold switching selector by C doping. *IEEE Electron Dev Lett*, 2021, 42(5), 688
- [35] Ambrosi E, Wu C, Lee H Y, et al. Reliable low voltage selector device technology based on robust SiNGeTe arsenic-free chalcogenide. *IEEE Electron Dev Lett*, 2022, 43(10), 1673
- [36] Kim J, Kang M, Kim W, et al. Impact of Ag doping on sub-threshold conduction in amorphous Ga<sub>2</sub>Te<sub>3</sub> with threshold switching. *J Alloy Comp*, 2022, 913, 165176
- [37] Bian J, Tao Y, Wang Z, et al. A stacked memristive device enabling both analog and threshold switching behaviors for artificial leaky integrate and fire neuron. *IEEE Electron Dev Lett*, 2022, 43(9), 1436
- [38] Huang H, Yang R, Tan Z H, et al. Quasi-Hodgkin-Huxley Neurons with leaky integrate-and-fire functions physically realized with memristive devices. *Adv Mater*, 2019, 31, 1803849
- [39] Zhang C, Shang J, Xue W, et al. Convertible resistive switching characteristics between memory switching and threshold switching in a single ferritin-based memristor. *Chem Commun*, 2016, 52, 4828
- [40] Kim D, Jeon B, Lee Y, et al. Prospects and applications of volatile memristors. *Appl Phys Lett*, 2022, 121, 010501
- [41] Sun Y, Song C, Yin S, et al. Design of a controllable redox-diffusive threshold switching memristor. *Adv Electron Mater*, 2020, 6, 2000695
- [42] Yang Y, Gao P, Gaba S, et al. Observation of conducting filament growth in nanoscale resistive memories. *Nat Commun*, 2012, 3, 732
- [43] Yang Y, Gao P, Li L, et al. Electrochemical dynamics of nanoscale metallic inclusions in dielectrics. *Nat Commun*, 2014, 5, 4232
- [44] Yoo J, Park J, Song J, et al. Field-induced nucleation in threshold switching characteristics of electrochemical metallization devices. *Appl Phys Lett*, 2017, 111, 063109
- [45] Wang Z, Joshi S, Sergey E S, et al. Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing. *Nat Mater*, 2017, 16, 101
- [46] Oh S, Lee S, Hwang H. Improved turn-off speed and uniformity of atomic threshold switch device by AgSe electrode and bipolar pulse forming. *J Electron Dev Soc*, 2021, 9, 864
- [47] Ye F, Kiani F, Huang Y, et al. Diffusive memristors with uniform and tunable relaxation time for spike generation in event-based pattern recognition. *Adv Mater*, 2022, 34, 2204778
- [48] Chekol S A, Menzel S, Ahmad R W, et al. Effect of the threshold kinetics on the filament relaxation behaviour of Ag-based diffusive memristors. *Adv Funct Mater*, 2022, 32, 2111242
- [49] Stoneham A M. Systematics of metal-insulator interfacial energies: A new rule for wetting and strong catalyst-support interactions. *Application Surf Sci*, 1983, 14, 249
- [50] Song J, Woo J, Prakash A, et al. Threshold selector with high selectivity and steep slope for cross-point memory array. *IEEE Electron Dev Lett*, 2015, 36(7), 681
- [51] Ambrogio S, Balatti S, Choi S, et al. Impact of the Mechanical stress on switching characteristics of electrochemical resistive memory. *Adv Mater*, 2014, 26, 3885
- [52] Ovshinsky S R. Reversible electrical switching phenomena in disordered structures. *Phys Rev Lett*, 1968, 21(20), 1450
- [53] Nardone M, Karpov V G, Jackson D C S, et al. A unified model of nucleation switching. *Appl Phys Lett*, 2009, 94, 103509
- [54] Zhang W, Mazzarello R, Wuttig M, et al. Designing crystallization in phase-change materials for universal memory and neuro-inspired computing. *Nat Rev Mater*, 2019, 4, 150
- [55] Ielmini D, Lacaíta A L, Mantegazza D. Recovery and drift dynamics of resistance and threshold voltages in phase-change memories. *IEEE Transaction Electron Dev*, 2007, 54(2), 308
- [56] Guo Y R, Dong F, Qiao C, et al. Structural signature and transition dynamics of Sb<sub>2</sub>Te<sub>3</sub> melt upon fast cooling. *Phys Chem Chem Phys*, 2018, 20(17), 11768
- [57] Raty J Y, Noé P. Ovonic threshold switching in Se-rich Ge<sub>x</sub>Se<sub>1-x</sub> glasses from an atomistic point of view: The crucial role of the multivalent bonding mechanism. *Phys Status Solidi-R*, 2020, 14(5), 1900581
- [58] Wuttig M, Deringer V L, Gonze X, et al. Incipient metals: functional materials with a unique bonding mechanism. *Adv Mater*, 2018, 30, 1803777
- [59] Zhu M, Cococar-Miréidin O, Mio A M, et al. Unique bond breaking in crystalline phase change materials and the quest for multivalent bonding. *Adv Mater*, 2018, 30(18), 1706735
- [60] Imada M, Fujimori A, Tokura Y. Metal-insulator transitions. *Rev Modern Phys*, 1998, 70, 1039
- [61] Wentzcovitch R M, Schulz W W, Allen P B. VO<sub>2</sub>: Peierls or Mott-Hubbard? A view from band theory. *Phys Rev Lett*, 1994, 72, 3389
- [62] Rice T M, Launois H, Pouget J P. Comment on "VO<sub>2</sub>: Peierls or Mott-Hubbard? A view from band theory". *Phys Rev Lett*, 1994, 73, 3042
- [63] Schulz W W, Wentzcovitch R M. Electronic band structure and bonding in Nb<sub>3</sub>O<sub>3</sub>. *Phys Rev B*, 1993, 48(23), 16986
- [64] Lee D, Chung B, Shi Y, et al. Isostructural metal-insulator transition in VO<sub>2</sub>. *Science*, 2018, 362, 1037
- [65] Morrison V R, Chatelain R P, Tiwari K L, et al. A photoinduced metal-like phase of monoclinic VO<sub>2</sub> revealed by ultrafast electron diffraction. *Science*, 2014, 346, 445
- [66] Biermann S, Poteryaev A, Lichtenstein A I, et al. Dynamical singularities and correlation-assisted Peierls transition in VO<sub>2</sub>. *Phys Rev Lett*, 2005, 94, 026404
- [67] Haverkort M W, Hu Z, Tanaka A, et al. Orbital-assisted metal-insulator transition in VO<sub>2</sub>. *Phys Rev Lett*, 2005, 95, 196404
- [68] Zimmers A, Aigouy L, Mortier M, et al. Role of thermal heating on the voltage induced insulator-metal transition in VO<sub>2</sub>. *Phys Rev Lett*, 2013, 110, 056601
- [69] Cheng S, Lee M, Li X, et al. Operando characterization of conductive filaments during resistive switching in Mott VO<sub>2</sub>. *Pro National Acad Sci USA*, 2021, 118(9), e2013676118
- [70] Kumar S, Wang Z, Davila N, et al. Physical origins of current and temperature controlled negative differential resistances in NbO<sub>2</sub>. *Nat Commun*, 2017, 8, 658
- [71] Kalcheim Y, Camjayi A, Valle J D, et al. Non-thermal resistive switching in Mott insulator nanowires. *Nat Commun*, 2020, 11, 2985
- [72] Valle J D, Vargas N M, Rocco R, et al. Spatiotemporal characterization of the field-induced insulator-to-metal transition. *Science*, 2021, 373, 907
- [73] Li C, Hu M, Li Y, et al. Analogue signal and image processing with large memristor crossbars. *Nat electron*, 2018, 1(1), 52-59
- [74] Li X, Wu H, Gao B, et al. Electrode-induced digital-to-analog resistive switching in TaO<sub>x</sub>-based RRAM devices. *Nanotechnology*, 2016, 27(30), 305201
- [75] Midya R, Wang Z, Zhang J, et al. Anatomy of Ag/Hafnia-based se-

- lectors with  $10^{10}$  nonlinearity. *Adv Mater*, 2017, 29(12), 1604457
- [76] Hua Q, Wu H, Gao B, et al. A threshold switching selector based on highly ordered Ag nanodots for X-point memory applications. *Adv Sci*, 2019, 6(10), 1900024
- [77] Li Y, Tang J, Gao B, et al. High-uniformity threshold switching HfO<sub>2</sub>-based selectors with patterned Ag nanodots. *Adv Sci*, 2020, 7(22), 2002251
- [78] Goux L, Opsomer K, Degraeve R, et al. Influence of the Cu-Te composition and microstructure on the resistive switching of Cu-Te/Al<sub>2</sub>O<sub>3</sub>/Si cells. *Appl Phys Letts*, 2011, 99(5), 053502
- [79] Woo K S, Kim J, Han J, et al. A high-speed true random number generator based on a Cu<sub>x</sub>Te<sub>1-x</sub> diffusive memristor. *Adv Intelligent Syst*, 2021, 3(7), 2100062
- [80] Banerjee W, Karpov I V, Agrawal A, et al. Highly-stable (<3% fluctuation) Ag-based threshold switch with extreme-low OFF current of 0.1 pA, extreme-high selectivity of  $10^9$  and high endurance of  $10^9$  cycles. *IEEE International Electron Devices Meeting*, 2020, 28.4.1
- [81] Wan T Q, Lu Y F, Yuan J H, et al. 12.7 MA/cm<sup>2</sup> on-current density and high uniformity realized in AgGeSe/Al<sub>2</sub>O<sub>3</sub> selectors. *IEEE Electron Dev Lett*, 2021, 42(4), 613
- [82] Grisafe B, Jerry M, Smith J A, et al. Performance enhancement of Ag/HfO<sub>2</sub> metal ion threshold switch cross-point selectors. *IEEE Electron Dev Lett*, 2019, 40(10), 1602
- [83] Zhao X, Ma J, Xiao X, et al. Breaking the current-retention dilemma in cation-based resistive switching devices utilizing graphene with controlled defects. *Adv mater*, 2018, 30(14), 1705193
- [84] Sahota A, Kim H S, Mohan J, et al. Highly reliable selection behavior with controlled Ag doping of nano-polycrystalline ZnO Layer for 3D X-Point framework. *IEEE Electron Dev Lett*, 2021, 43(1), 21
- [85] Luo Q, Xu X, Liu H, et al. Cu BEOL compatible selector with high selectivity ( $> 10^7$ ), extremely low off-current ( $\sim$ pA) and high endurance ( $>10^{10}$ ). *IEEE International Electron Devices Meeting*, 2015, 10.4. 1.
- [86] Lu Y F, Li H Y, Li Y, et al. A High-performance Ag/TiN/HfO<sub>x</sub>/HfO<sub>y</sub>/HfO<sub>x</sub>/Pt diffusive memristor for calibration-free true random number generator. *Adv Electron Mater*, 2022, 2200202
- [87] Yin J, Zeng F, Wan Q, et al. Self-modulating interfacial cation migration induced threshold switching in bilayer oxide memristive device. *J Phys Chem C*, 2018, 123(1), 878
- [88] Czubatj W, Hudgens S J. Thin-film Ovonic threshold switch: Its operation and application in modern integrated circuits. *Electron Mater Lett*, 2012, 8(2), 157
- [89] Zhu M, Ren K, Song Z. Ovonic threshold switching selectors for three-dimensional stackable phase-change memory. *MRS Bull*, 2019, 44, 715
- [90] Govoreanu B, Donadio G L, Opsomer K, et al. Thermally stable integrated Se-based OTS selectors with  $>20$  MA/cm<sup>2</sup> current drive,  $> 3.10^3$  half-bias nonlinearity, tunable threshold voltage and excellent endurance. *Symposium on VLSI Technology*, 2017, T92
- [91] Navarro G, Verdy A, Castellani N, et al. Innovative PCM+OTS device with high sub-threshold non-linearity for non-switching reading operations and higher endurance performance. *Symposium on VLSI Technology*, 2017, T94
- [92] Avasarala N S, Donadio G L, Witters T, et al. Half-threshold bias  $I_{off}$  reduction down to nA range of thermally and electrically stable high-performance integrated OTS selector obtained by Se enrichment and N-doping of thin GeSe layers. *IEEE Symposium on VLSI Technology*, 2018, 209
- [93] Liu G, Li T, Wu L, et al. Increasing trapped carrier density in nanoscale GeSeAs Films by As ion Implantation for selector devices in 3D-Stacking Memory. *ACS Appl Nano Mater*, 2019, 2(9), 5373
- [94] Verdy A, Navarro G, Bernard M, et al. Carbon electrode for Ge-Se-Sb based OTS selector for ultra low leakage current and outstanding endurance. *IEEE International Reliability Physics Symposium*, 2018, 6D.4-1
- [95] Verdy A, Bernard M, Garrione J, et al. Optimized reading window for crossbar arrays thanks to Ge-Se-Sb-N-based OTS selectors. *IEEE International Electron Devices Meeting*, 2018, 37.4.1
- [96] Cyrille M C, Verdy A, Navarro G, et al. OTS selector devices: Material engineering for switching performance. *International Conference on IC Design & Technology*, 2018, 113
- [97] Anbarasu M, Wimmer M, Bruns G, et al. Nanosecond threshold switching of GeTe<sub>6</sub> cells and their potential as selector devices. *Appl Phys Lett*, 2012, 100(14), 143505
- [98] Verdy A, Bernard M, Castellani N, et al. Tunable performances in OTS selectors thanks to Ge<sub>3</sub>Se<sub>7</sub>-As<sub>2</sub>Te<sub>3</sub>. *IEEE 11th International Memory Workshop*, 2019, 1
- [99] Lee M J, Lee D, Cho S H, et al. A plasma-treated chalcogenide switch device for stackable scalable 3D nanoscale memory. *Nat Commun*, 2013, 4(1), 1
- [100] Cheng H Y, Chien W C, Kuo I T, et al. An ultra high endurance and thermally stable selector based on TeAsGeSiSe chalcogenides compatible with BEOL IC Integration for cross-point PCM. *IEEE International Electron Devices Meeting*, 2017, 2.2.1
- [101] Chien W C, Yeh C W, Bruce R L, et al. A study on OTS-PCM pillar cell for 3-D stackable memory. *IEEE Trans Electron Dev*, 2018, 65(11), 5172
- [102] Koo Y, Lee S, Park S, et al. Simple binary ovonic threshold switching material SiTe and its excellent selector performance for high-density memory array application. *IEEE Electron Dev Lett*, 2017, 38(5), 568
- [103] Ho Lee J, Hwan Kim G, Bae Ahn Y, et al. Threshold switching in Si-As-Te thin film for the selector device of crossbar resistive memory. *Appl Phys Lett*, 2012, 100(12), 123505
- [104] Chekol S A, Yoo J, Hwang H. Thermally stable Te-based binary OTS device for selector application. *Non-Volatile Memory Technology Symposium*, 2018, 1
- [105] Yoo J, Lee D, Park J, et al. Steep slope field-effect transistors with B-Te-based ovonic threshold switch device. *IEEE J Electron Dev Soc*, 2018, 6, 821
- [106] Koo Y, Hwang H. Zn<sub>1-x</sub>Te<sub>x</sub> Ovonic threshold switching device performance and its correlation to material parameters. *Sci Rep*, 2018, 8(1), 1
- [107] Yoo J, Koo Y, Chekol S A, et al. Te-based binary OTS selectors with excellent selectivity ( $>10^5$ ), endurance ( $>10^8$ ) and thermal stability ( $>450^\circ\text{C}$ ). *IEEE Symposium on VLSI Technology*, 2018, 207
- [108] Adinolfi V, Cheng L, Laudato M, et al. Composition-controlled atomic layer deposition of phase-change memories and ovonic threshold switches with high performance. *ACS Nano*, 2019, 13(9), 10440
- [109] Chekol S A, Yoo J, Park J, et al. AC-Te-based binary OTS device exhibiting excellent performance and high thermal stability for selector application. *Nanotechnology*, 2018, 29(34), 345202
- [110] Shen J, Jia S, Shi N, et al. Elemental electrical switch enabling phase segregation-free operation. *Science*, 2021, 374(6573), 1390
- [111] Vaziri S, Datye I M, Ambrosi E, et al. First Fire-free, Low-voltage ( $\sim 1.2$  V), and Low Off-current ( $\sim 3$  nA) SiO<sub>x</sub>Te<sub>y</sub> Selectors. *IEEE Symposium on VLSI Technology and Circuits*, 2022, 324-325
- [112] Jacob K T, Shekhar C, Vinay M, et al. Thermodynamic properties of niobium oxides. *J Chem Eng Data*, 2010, 55(11), 4854
- [113] Chen A, Fu Y, Ma G, et al. The co-improvement of selectivity and uniformity on NbO<sub>x</sub>-based selector by Al-doping. *IEEE Electron Dev Lett*, 2022, 43(6), 870
- [114] Jeon D S, Dongale T D, Kim T G. Low power Ti-doped NbO<sub>2</sub>-based selector device with high selectivity and low OFF current. *J Alloy Compd*, 2021, 884, 161041
- [115] Chen D, Chen A, Yu Z, et al. Forming-free, ultra-high on-state cur-

- rent, and self-compliance selector based on titanium-doped NbO<sub>x</sub> thin films. *Ceram Int*, 2021, 47(16), 22677
- [116] Luo Q, Yu J, Zhang X, et al. Nb<sub>1-x</sub>O<sub>2</sub> based universal selector with ultra-high endurance (>10<sup>12</sup>), high speed (10 ns) and excellent V<sub>th</sub> Stability. *Symposium on VLSI Technology*, 2019, T236
- [117] Chen P, Zhang X, Wu Z, et al. High-yield and uniform NbO<sub>x</sub>-based threshold switching devices for neuron applications. *IEEE Trans Electron Dev*, 2022, 69(5), 2391
- [118] Kandel E R, Schwartz J H, Jessell T M. Principles of neural science. New York: McGraw-hill, 2000.
- [119] Abbott L F. Lapique's introduction of the integrate-and-fire model neuron. *Brain Res Bull*, 1999, 50(5), 303
- [120] Hodgkin A L, Huxley A F. A quantitative description of membrane current and its application to conduction and excitation in nerve. *J Physiology*, 1952, 117(4), 500
- [121] Kadetotad D, Xu Z, Mohanty A, et al. Parallel architecture with resistive crosspoint array for dictionary learning acceleration. *IEEE J Em Sel Top C*, 2015, 5(2), 194
- [122] Lin J, Sonde S, Chen C, et al. Low-voltage artificial neuron using feedback engineered insulator-to-metal-transition devices. *IEEE International Electron Devices Meeting*, 2016, 34.5.1
- [123] Zhang X, Wang W, Liu Q, et al. An artificial neuron based on a threshold switching memristor. *IEEE Electron Dev Lett*, 2017, 39(2), 308
- [124] Zhang Y, He W, Wu Y, et al. Highly compact artificial memristive neuron with low energy consumption. *Small*, 2018, 14(51), 1802188
- [125] Cao R, Zhang X, Liu S, et al. Compact artificial neuron based on anti-ferroelectric transistor. *Nat Commun*, 2022, 13, 7018
- [126] Pickett M D, Medeiros-Ribeiro G, Williams R S. A scalable neuristor built with Mott memristors. *Nat Mater*, 2013, 12(2), 114
- [127] Yi W, Tsang K K, Lam S K, et al. Biological plausibility and stochasticity in scalable VO<sub>2</sub> active memristor neurons. *Nat Commun*, 2018, 9(1), 1
- [128] Liu H, Wu T, Yan X, et al. A tantalum disulfide charge-density-wave stochastic artificial neuron for emulating neural statistical properties. *Nano Lett*, 2021, 21(8), 3465
- [129] Wei Q, Tang J, Li X, et al. Artificial neuron with spike frequency adaptation based on mott memristor. *5th IEEE Electron Devices Technology & Manufacturing Conference*, 2021, 1
- [130] Luo J, Yu L, Liu T, et al. Capacitor-less stochastic leaky-FeFET neuron of both excitatory and inhibitory connections for SNN with reduced hardware cost. *IEEE International Electron Devices Meeting*, 2019, 6.4.1
- [131] Wu L, Wang Z, Bao L, et al. Implementation of neuronal intrinsic plasticity by oscillatory device in spiking neural network. *IEEE Trans Electron Dev*, 2022, 69(4), 1830
- [132] Wang Y, Xu H, Wang W, et al. A configurable artificial neuron based on a threshold-tunable TiN/NbO<sub>x</sub>/Pt Memristor. *IEEE Electron Dev Lett*, 2022, 43(4), 631
- [133] Indiveri G, Linares-Barranco B, Legenstein R, et al. Integration of nanoscale memristor synapses in neuromorphic computing architectures. *Nanotechnology*, 2013, 24(38), 384010
- [134] Prezioso M, Merrih-Bayat F, Hoskins B D, et al. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature*, 2015, 521(7550), 61
- [135] Sheridan P M, Cai F, Du C, et al. Sparse coding with memristor networks. *Nat Nanotechnology*, 2017, 12(8), 784
- [136] Yao P, Wu H, Gao B, et al. Fully hardware-implemented memristor convolutional neural network. *Nature*, 2020, 577(7792), 641
- [137] Wan W, Kubendran R, Schaefer C, et al. A compute-in-memory chip based on resistive random-access memory. *Nature*, 2022, 608(7923), 504
- [138] Wang Z, Joshi S, Savel'ev S, et al. Fully memristive neural networks for pattern classification with unsupervised learning. *Nature Electron*, 2018, 1(2), 137
- [139] Duan Q, Jing Z, Zou X, et al. Spiking neurons with spatiotemporal dynamics and gain modulation for monolithically integrated memristive neural networks. *Nat commu*, 2020, 11(1), 1
- [140] Li X, Tang J, Zhang Q, et al. Power-efficient neural network with artificial dendrites. *Nat Nanotech*, 2020, 15(9), 776
- [141] Zhang X, Wu Z, Lu J, et al. Fully memristive SNNs with temporal coding for fast and low-power edge computing. *IEEE International Electron Devices Meeting*, 2020, 29.6.1
- [142] Wang Z, Zheng Q, Kang J, et al. Self-activation neural network based on self-selective memory device with rectified multilevel states. *IEEE Trans on Electron Dev*, 2020, 67(10), 4166
- [143] Li X, Zhong Y, Chen H, et al. A memristors-based dendritic neuron for high-efficiency spatial-temporal information processing. *Adv Mater*, 2023, 2203684
- [144] Fu Y, Zhou Y, Huang X, et al. Reconfigurable synaptic and neuronal functions in a V/VO<sub>x</sub>/HfWO<sub>x</sub>/Pt memristor for nonpolar spiking convolutional neural network. *Adv Func Mater*, 2022, 2111996
- [145] Yu J, Zeng F, Wan Q, et al. Memristive structure of Nb/HfO<sub>x</sub>/Pd with controllable switching mechanisms to perform featured actions in neuromorphic networks. *Nano Res*, 2022, 15(9), 8410
- [146] Mennel L, Symonowicz J, Wachter S, et al. Ultrafast machine vision with 2D material neural network image sensors. *Nature*, 2020, 579(7797), 62
- [147] Wang C Y, Liang S J, Wang S, et al. Gate-tunable van der Waals heterostructure for reconfigurable neural network vision sensor. *Sci Adv*, 2020, 6(26), 6173
- [148] Zhou F, Chai Y. Near-sensor and in-sensor computing. *Nat Electron*, 2020, 3(11), 664
- [149] Dev D, Shawkat M S, Krishnaprasad A, et al. Artificial nociceptor using 2D MoS<sub>2</sub> threshold switching memristor. *IEEE Electron Dev Lett*, 2020, 41(9), 1440
- [150] Zhu J, Zhang X, Wang M, et al. An artificial spiking nociceptor integrating pressure sensors and memristors. *IEEE Electron Dev Lett*, 2022, 43(6), 962
- [151] Han C Y, Han Z R, Fang S L, et al. Characterization and modeling of flexible VO<sub>2</sub> Mott memristor for the artificial spiking warm receptor. *Adv Mater Int*, 2022, 9, 2200394
- [152] Chen C, He Y, Mao H, et al. A photoelectric spiking neuron for visual depth perception. *Adv Mater*, 2022, 34, 2201895
- [153] Wang Y, Gong Y, Huang S, et al. Memristor-based biomimetic compound eye for real-time collision detection. *Nat Commun*, 2021, 12(1), 5979
- [154] Duan Q, Zhang T, Liu C, et al. Artificial multisensory neurons with fused haptic and temperature perception for multimodal in - sensor computing. *Adv Intell Syst*, 2022, 4, 2200039
- [155] Song Y G, Suh J M, Park J Y, et al. Artificial adaptive and maladaptive sensory receptors based on a surface-dominated diffusive memristor. *Adv Sci*, 2022, 9(4), 2103484
- [156] Zhang X, Zhuo Y, Luo Q, et al. An artificial spiking afferent nerve based on Mott memristors for neurorobotics. *Nat Commun*, 2020, 11(1), 51
- [157] Yuan R, Duan Q, Tiw P J, et al. A calibratable sensory neuron based on epitaxial VO<sub>2</sub> for spike-based neuromorphic multisensory system. *Nat Commun*, 2022, 13(1), 1
- [158] Zhu J, Zhang X, Wang R, et al. A heterogeneously integrated spiking neuron array for multimode-fused Perception and object classification. *Adv Mater*, 2022, 34, 2200481
- [159] Chai Z, Shao W, Zhang W, et al. GeSe-based ovonic threshold switching volatile true random number generator. *IEEE Electron Dev Lett*, 2019, 41(2), 228
- [160] Jiang H, Belkin D, Savel'ev S E, et al. A novel true random number generator based on a stochastic diffusive memristor. *Nat Commu*, 2017, 8(1), 1
- [161] Woo K S, Wang Y, Kim J, et al. A true random number generator using threshold-switching-based memristors in an efficient cir-



- cuit design. *Adv Electron Mater*, 2019, 5, 1800543
- [162] Woo K S, Wang Y, Kim Y, et al. A combination of a volatile-memristor-based true random number generator and a nonlinear-feedback shift register for high-speed encryption. *Adv Electron Mater*, 2020, 6, 1901117
- [163] Kim G, In J H, Kim Y S, et al. Self-clocking fast and variation tolerant true random number generator based on a stochastic Mott memristor. *Nat Commun*, 2021, 12(1), 2906
- [164] Ding Q, Jiang H, Li J, et al. Unified 0.75 pJ/Bit TRNG and attack resilient 2F 2/Bit PUF for robust hardware security solutions with 4-layer stacking 3D NbO<sub>x</sub> threshold switching array. *IEEE International Electron Devices Meeting*, 2021, 39.2.1
- [165] Shin J, Ko E, Park J, et al. Super steep-switching (SS~2 mV/decade) phase-FinFET with Pb(Zr<sub>0.52</sub>Ti<sub>0.48</sub>)O<sub>3</sub> threshold switching device. *Appl Phys Lett*, 2018, 113, 102104
- [166] Lee C, Ko E, Shin C, et al. Steep slope silicon-on-insulator feedback field-effect transistor: design and performance analysis. *IEEE Trans Electron Dev*, 2019, 66(1), 286
- [167] Ko E, Lee J W, Shin C, et al. Negative capacitance FinFET with sub-20-mV/decade subthreshold slope and minimal hysteresis of 0.48 V. *IEEE Electron Dev Lett*, 2017, 38(4), 418
- [168] hukla N, Thathachary A V, Agrawal A, et al. A steep-slope transistor based on abrupt electronic phase transition. *Nat Commun*, 2015(6), 7812
- [169] Song J, Park J, Moon K, et al. Monolithic integration of AgTe/TiO<sub>2</sub> based threshold switching device with TiN liner for steep slope field-effect transistors. *IEEE International Electron Devices Meeting*, 2016, 25.3.1
- [170] Lim S, Yoo J, Song J, et al. CMOS compatible low-power volatile atomic switch for steep-slope FET devices. *Appl Phys Lett*, 2018, 113, 033501
- [171] Shukla N, Grisafe B, Ghosh R K, et al. Ag/HfO<sub>2</sub> based threshold switch with extreme non-linearity for unipolar cross-point memory and steep-slope phase-FETs. *IEEE International Electron Devices Meeting*, 2016, 34.6.1
- [172] Jeong S, Han S, Lee H J, et al. Abruptly-switching MoS<sub>2</sub>-channel atomic-threshold-switching field-effect transistor with AgTi/HfO<sub>2</sub>-based threshold switching device. *IEEE Access*, 2021, 9, 116953
- [173] Park J H, Kim S H, Kim S G, et al. Nitrogen-induced filament confinement technique for a highly reliable hafnium-based electrochemical metallization threshold switch and its application to flexible logic circuits. *ACS Appl Mater Interfaces*, 2019, 11(9), 9182
- [174] Lanza M, Waser R, Ielmini D, et al. Standards for the characterization of endurance in resistive switching devices. *ACS Nano*, 2021, 15(3), 17214
- [175] Du G, Wang C, Li H, et al. Bidirectional threshold switching characteristics in Ag/ZrO<sub>2</sub>/Pt electrochemical metallization cells. *AIP Adv*, 2016, 6, 085316
- [176] Song B, Xu H, Liu S, et al. Threshold switching behavior of Ag-SiTe-based selector device and annealing effect on its characteristics. *IEEE J Electron Dev Soc*, 2018, 6, 674
- [177] Song J, Prakash A, Lee D, et al. Bidirectional threshold switching in engineered multilayer (Cu<sub>2</sub>O/Ag: Cu<sub>2</sub>O/Cu<sub>2</sub>O) stack for cross-point selector application. *Appl Phys Lett*, 2015, 107, 113504
- [178] Sun Y, Zhao X, Song C, et al. Performance-enhancing selector via symmetrical multilayer design. *Adv Funct Mater*, 2019, 29, 1808376
- [179] Ambrosi E, Wu C H, Lee H Y, et al. Low variability high endurance and low voltage arsenic-free selectors based on GeCTe. *IEEE International Electron Devices Meeting*, 2021, 28.5.1
- [180] Jia S, Li H, Gotoh T, et al. Ultrahigh drive current and large selectivity in GeS selector. *Nat Commun*, 2020, 11(1), 1
- [181] Lee J, Kim S, Lee S, et al. Improving the SiGeAsTe Ovonic Threshold Switching (OTS) Characteristics by Microwave Annealing for Excellent Endurance (> 10<sup>11</sup>) and Low Drift Characteristics. *IEEE Symposium on VLSI Technology and Circuits*, 2022, 320-321
- [182] Wang Z, Kang J, Bai G, et al. Self-selective resistive device with hybrid switching mode for passive crossbar memory application. *IEEE Electron Dev Lett*, 2020, 41(7), 1009
- [183] Yeh T H, Chen P H, Lin C Y, et al. Enhancing threshold switching characteristics and stability of vanadium oxide-based selector with vanadium electrode. *IEEE Trans on Electron Dev*, 2020, 67(11), 5059
- [184] Kang D Y, Rani A, Yoo K J, et al. Improved threshold switching characteristics of vanadium oxide/oxy-nitride-based multilayer selector in a cross-point array. *J Alloy Compd*, 2022, 922, 166192
- [185] Zhao X, Chen A, Ji J, et al. Ultrahigh Uniformity and Stability in NbO<sub>x</sub>-Based Selector for 3-D Memory by Using Ru Electrode. *IEEE Trans Electron Dev*, 2021, 68(5), 2255
- [186] Pickett M D, Williams R S. Sub-100 fJ and sub-nanosecond thermally driven threshold switching in niobium oxide cross-point nanodevices. *Nanotech*, 2012, 23(21), 215202
- [187] Hennen T, Bedau D, Rupp J A J, et al. Forming-free Mott-oxide threshold selector nanodevice showing s-type NDR with high endurance (> 10<sup>12</sup> cycles), excellent V<sub>th</sub> stability (5%), fast (< 10 ns) switching, and promising scaling properties. *IEEE International Electron Devices Meeting*, 2018, 37.5.1
- [188] Fu Y, Zhou Y, Huang X, et al. Forming-free and Annealing-free V/VO<sub>x</sub>/HfWO<sub>x</sub>/Pt Device Exhibiting Reconfigurable Threshold and Resistive switching with high speed (< 30ns) and high endurance (> 10<sup>12</sup>/> 10<sup>10</sup>). *IEEE International Electron Devices Meeting*, 2021, 12.6.1
- [189] Chen A, He Y, Ma G, et al. Improved uniformity and threshold voltage in NbO<sub>x</sub>-ZrO<sub>2</sub> selectors. *Appl Phys Lett*, 2021, 119(7), 073503



**Wenbin Zuo** is currently a postdoctoral researcher in School of Integrated Circuits in Huazhong University of Science and Technology. He received his PhD degree from Wuhan University in 2021. His research interests focus on metal oxides thin films and devices, as well as nonvolatile memory technology.



**Qihang Zhu** is currently a postgraduate student in School of Integrated Circuits in Huazhong University of Science and Technology. He received his Bachelor degree in Huazhong University of Science and Technology in 2021. His research interests mainly focus on memristive neural networks.



**Yi Li** is currently an associate professor at Huazhong University of Science and Technology (HUST). He received his PhD degree in microelectronics from HUST in 2014. His major research interests focus on memristors and their applications in neuromorphic computing and in-memory computing.