

CMOS image sensors in ISSCC 2023

Peng Feng^{1,2}, Nanjian Wu^{1,2,†}, Jian Liu^{1,2}, and Liyuan Liu^{1,2}

¹State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China

²Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences, Beijing 100049, China

Citation: P Feng, N J Wu, J Liu, and L Y Liu, CMOS image sensors in ISSCC 2023[J]. *J. Semicond.*, 2023, 44(4), 040202. <https://doi.org/10.1088/1674-4926/44/4/040202>

In IEEE International Solid-State Circuits Conference (ISSCC) 2023, CMOS process is still the dominating fabrication technology for image sensors, and three-dimensional (3D) wafer-stacked process with Cu–Cu pixel-level connection has been adopted to achieve small pixel size and high integration level. The development of CMOS image sensors (CIS) is still focusing on the trends of high performance and more functionalities, such as hybrid event-based vision sensor (EVS) and terahertz (THz)/X-ray image sensor.

(a) Hybrid event-based vision sensors

EVS can output pixel-level information if a temporal contrast change beyond threshold is detected, together with the feature of data-compression. It enables high-speed, low-latency and low-power operation, and is efficient for capturing motion information. The pixel of EVS usually comprises amplifier, sampler, comparator, and logic circuitry, which leads to a complex pixel structure and large pixel pitch. For this reason, three-dimensional wafer-stacked process with Cu–Cu pixel-level connection has been used to reduce the pixel pitch and improve its performance.

In Ref. [1], the hybrid EVS/CIS macro pixels realized in top wafer are connected to the EVS readout circuit and time-to-digital converter (TDC) on the middle wafer, and the analog-to-digital converter (ADC), event signal processor (ESP), image signal processor (ISP), MIPI interface on the bottom wafer. This sensor with 15M CIS pixels and 1M EVS pixels reaches a readout speed of 4.6G events/s and 8.8 μm EVS pixel pitch. Ref. [2] also proposed an image sensor with 35.6M CIS pixels and 2.08M EVS pixels which achieves 10K event frame rate with 4.56G events/s by adaptive control method on event sparsity. Its EVS pixel pitch is 4.88 μm . Another hybrid EVS sensor achieves 1.41G events/s with 2.97 μm pixel pitch and resolution of 640 \times 640 by shared pixel front-end circuitry[3]. All of those three sensors have been realized with either three or dual wafer-stacked back-illuminated process. Compared with the EVS only sensor reported in ISSCC 2020, which achieved 1.066G events/s with pixel pitch of 4.86 μm and resolution of 1280 \times 720[4], these hybrid EVS sensors output either intensity frames or event frames[1–3], achieve higher EVS resolution[1, 2] or smaller pixel size[3], and improve the event readout speed greatly [1–3].

(b) Terahertz (THz)/X-ray image sensors

The existing atmosphere absorption notches in the 3–

4 THz frequency band provides promising applications owing to its nondestructive features. In Ref. [5], a 16.4k pixel THz image sensor with 73 dB dynamic range has been realized. This sensor adopts column-parallel readout architecture with oversampling and chopping to balance speed and noise. In this sensor, a 2T pixel with step-covered patch antenna and defected ground structure have been proposed to achieve a sensitivity of 753 V/W at 3.4 THz with a frequency span of 0.78 THz. Compared with the THz image sensor reported in ISSCC 2021, which achieved 1024 pixel, 0.46–0.75 THz frequency bandwidth and 25 fps, this sensor realized a wider frequency band in high frequency regime and a higher resolution with much higher frame rate[6].

Hard X-rays detector has been widely used in industrial and medical equipment. X-ray detector with the features of high-frame-rate and high-dynamic-range can be more adaptive to motion objects with lower radiation dose. Although SPAD detectors have been realized to obtain 3D images[4], this year, a 400 \times 200 resolution 600 fps 117.7 dB dynamic range SPAD X-ray detector with seamless global shutter and time-encoded extrapolation counter is proposed to obtain high-quality X-ray images[7]. In this sensor, the number of control signals is minimized and the counter cells recycle when they overflow, which achieves 18-bit outputs only using 10-bit hardware.

Table 1 compares the different types of image sensors in ISSCC 2023. In summary, although advanced wafer-stacked back-illuminated process has been adopted in hybrid event-based vision sensors to improve the resolution and maximum event rate, the resolution of event-detection mode, which is much lower than that of the intensity-acquisition mode, still needs to be improved. For the THz/X-ray image sensors, the resolution may be further improved by advanced wafer-stacked back-illuminated process in the future.

Acknowledgements

This work was supported by the National Natural Science Foundation of China (62134004), the National Key Research and Development Program of China (2022YFB2804402), and Basic Frontier Scientific Research Program of the Chinese Academy of Sciences (ZDBS-LY-JSC008)

References

- [1] Guo M H, Chen S S, Gao Z, et al. A 3-wafer-stacked hybrid 15MPixel CIS + 1MPixel EVS with 4.6GEvent/s readout, in-pixel TDC and on-chip ISP and ESP function. IEEE International Solid-State Circuits Conference, 2023, 90
- [2] Kodama K, Sato Y, Yorikado Y, et al. 1.22 μm 35.6Mpixel RGB hy-

Table 1. Performance comparison of different types image sensor.

Ref.	[1]	[2]	[3]	[5]	[7]
Sensor type	CIS + EVS	CIS + EVS	CIS + EVS	THz CIS	X-ray SPAD
Technology	40 nm BSI CIS + 65 nm CMOS + 3DMIM + 40 nm CMOS	90 nm BI CIS + 22 nm CMOS	90 nm BI CIS + 22 nm CMOS	180 nm CMOS	65 nm CMOS
Resolution (pixel)	1032 × 928(EVS)/4096 × 3680(CIS)	2.08M(EVS)/35.6M(CIS)	640 × 640	128 × 128	400 × 200
Pixel pitch (μm)	8.8(EVS)/2.2(CIS)	4.88(EVS)/1.22(CIS)	2.97	60	49.5
Frame rate (fps)	18(CIS)	59(CIS)	60(CIS)	130	600
Dynamic range (dB)	–	67.8	72.2	73	117.7
Random noise (e-)	2.2	1.57	2.6	–	–
Maximum event rate (Eps)	4.6G	4.56G	1.41G	–	–

brid event-based vision sensor with 4.88μm-pitch event pixels and up to 10K event frame rate by adaptive control on event sparsity. IEEE International Solid-State Circuits Conference, 2023, 92

- [3] Niwa A, Mochizuki F, Berner R, et al. 2.97μm-pitch event-based vision sensor with shared pixel front-end circuitry and low-noise intensity readout mode. IEEE International Solid-State Circuits Conference, 2023, 94
- [4] Chan C H, Cheng L, Deng W, et al. Trending IC design directions in 2022. *J Semicond*, 2022, 43, 071401
- [5] Liu M, Cai Z T, Zhou S H, et al. A 16.4kpixel 3.08-to-3.86THz digital real-time CMOS image sensor with 73dB dynamic range. IEEE International Solid-State Circuits Conference, 2023, 98
- [6] Jain R, Hillger P, Grzyb J, et al. A 32 × 32 pixel 0.46-to-0.75THz light-field camera SoC in 0.13μm CMOS. *IEEE International Solid-State Circuits Conference*, 2021, 484
- [7] Park B, Ahn B, Choi H S, et al. A 400×200 600fps 117.7dB-DR SPAD X-ray detector with seamless global shutter and time-encoded extrapolation counter. IEEE International Solid-State Circuits Conference, 2023, 100



Peng Feng got his B.S. degree in 2006 at Sichuan University and the Ph.D. degree in 2011 at the Institute of Semiconductors, Chinese Academy of Sciences (CAS). He is now an associate professor at the Institute of Semiconductors, CAS. His research interests include ultra-low power mixed signal/RF integrated circuits and CMOS image sensors.



Nanjian Wu received the B.S. degree in physics from Heilongjiang University, Harbin, China, in 1982, the M.S. degree in electronic engineering from Jilin University, Changchun, China, in 1985, and the D.S. degree in electronic engineering from The University of Electro-Communications, Tokyo, Japan, in 1992. Since 2000, he has been a Professor with the Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China. In 2005, as a Visiting Professor, he visited the Research Center for Integrated Quantum Electronics, Hokkaido University. Since 2009, he has been an Honorable Guest Professor with the Research Institute of Electronics, Shizuoka University, Shizuoka, Japan. His research is in the field of mixed-signal LSI and vision chip design.



Jian Liu received the B.S. degree in semiconductor physics & devices from Jilin University in 1988, the MPhil degree in physics from The University of Birmingham, United Kingdom in 1998, and the Dr. rer. nat. degree in physics from Julius Maximilian Universität Würzburg, Germany in 2003. He is a full professor in microelectronics and solid state electronics with the Institute of Semiconductors, Chinese Academy of Sciences. His current research interests include CMOS image sensors, THz detectors and metamaterials.



Liyuan Liu received the B.S. and Ph.D. degrees in electrical engineering from Electronic Engineering Department, Institute of Microelectronics, Tsinghua University, Beijing, China, in 2005 and 2010, respectively. In 2012, he joined the State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing, as an Associate Professor, where he became a professor in 2018. His current research interests are high speed CMOS image sensors, SPAD based 3D image sensors, CMOS terahertz image sensors, smart processors for edge computing and design of monolithic vision chip.