

# Study of enhancement-mode GaN pFET with H plasma treated gate recess

Xiaotian Gao<sup>1</sup>, Guohao Yu<sup>2,3</sup>, Jiaan Zhou<sup>2</sup>, Zheming Wang<sup>2</sup>, Yu Li<sup>2</sup>, Jijun Zhang<sup>1</sup>, Xiaoyan Liang<sup>1</sup>, Zhongming Zeng<sup>2</sup>, and Baoshun Zhang<sup>2,3,†</sup>

<sup>1</sup>School of Materials Science and Engineering, Shanghai University, Shanghai 200444, China

<sup>2</sup>Nanofabrication Facility, Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences, Suzhou 215123, China

<sup>3</sup>School of Nano-Tech and Nano-Bionics, University of Science and Technology of China, Hefei 230026, China

**Abstract:** This letter showcases the successful fabrication of an enhancement-mode (E-mode) buried p-channel GaN field-effect-transistor on a standard p-GaN/AlGaIn/GaN-on-Si power HEMT substrate. The transistor exhibits a threshold voltage ( $V_{TH}$ ) of  $-3.8$  V, a maximum ON-state current ( $I_{ON}$ ) of 1.12 mA/mm, and an impressive  $I_{ON}/I_{OFF}$  ratio of  $10^7$ . To achieve these remarkable results, an H plasma treatment was strategically applied to the gated p-GaN region, where a relatively thick GaN layer (i.e., 70 nm) was kept intact without aggressive gate recess. Through this treatment, the top portion of the GaN layer was converted to be hole-free, leaving only the bottom portion p-type and spatially separated from the etched GaN surface and gate-oxide/GaN interface. This approach allows for E-mode operation while retaining high-quality p-channel characteristics.

**Key words:** GaN pFET; E-mode; H plasma treatment;  $I_{ON}/I_{OFF}$  ratio

**Citation:** X T Gao, G H Yu, J A Zhou, Z M Wang, Y Li, J J Zhang, X Y Liang, Z M Zeng, and B S Zhang, Study of enhancement-mode GaN pFET with H plasma treated gate recess[J]. *J. Semicond.*, 2023, 44(11), 112801. <https://doi.org/10.1088/1674-4926/44/11/112801>

## 1. Introduction

The development of third-generation wide bandgap semiconductor materials and devices has facilitated the improvement of the overall performance of power integrated circuits. Due to the superior properties of GaN and AlGaIn/GaN heterostructure, AlGaIn/GaN high electron mobility transistors (HEMTs) have been widely used as the main switching devices in various high-frequency and high-efficiency power devices. To fully exploit the performance advantages of GaN power integrated circuits, it is necessary to increase the degree of integration between switching devices, control circuits, and passive devices as much as possible. Since traditional GaN HEMTs are mainly n-channel devices, most GaN-based integrated circuits adopt n-type metal oxide semiconductor (NMOS) logic. However, compared with complementary metal oxide semiconductor (CMOS) logic, NMOS logic still has some power consumption losses. Therefore, to further improve the overall performance of full GaN integrated circuits, besides improving the process and circuit topology, another direct method is to adopt CMOS logic. However, the performance of GaN p-channel FETs differs significantly from that of n-channel HEMTs and it is difficult to match the two. Directly adopting CMOS logic would lower the performance of the entire circuit. Therefore, improving the GaN p-channel FET device structure and process level is an important part of promoting the advance of GaN CMOS technology.

Several recent studies have shown that III-nitride het-

erostructures can generate two-dimensional hole gases (2DHG) through spontaneous and piezoelectric polarization effects. Examples include InGaIn/GaN<sup>[1]</sup>, GaN/AlInGaIn<sup>[2]</sup>, p-GaN/AlGaIn<sup>[3]</sup>, and GaN/AlIn<sup>[4]</sup>. Among them, the p-GaN/AlGaIn/GaN epitaxial structure is compatible with HEMT technology and is very suitable for single-chip integration of GaN n-channel and p-channel devices. This is also the reason why this epitaxial structure was selected for the present study.

In depletion-mode GaN p-channel devices, a certain amount of current still flows through the channel when the gate-source voltage ( $V_{GS}$ ) is 0 V. To turn off the device, a positive bias needs to be applied to deplete the 2D hole gas (2DHG) under the gate, which increases the complexity of the circuit design and significantly increases power consumption in practical applications. Therefore, developing enhancement-mode GaN p-channel devices is crucial to promote their applications in power electronics. Currently, the most common method to achieve enhancement-mode is to use inductively coupled plasma (ICP) dry etching to create a gate trench, which reduces the carrier concentration in the channel underneath the gate and cuts off the 2DHG channel. However, the ion bombardment during the dry etching process may damage the p-GaN layer and the channel, leading to issues such as low saturation current density, high off-state leakage, and poor reliability of the device<sup>[5–8]</sup>.

In 2016, Hao *et al.*<sup>[9,10]</sup> proposed using hydrogen plasma treatment to transform p-GaN into high-resistance GaN (HR-GaN) based on the compensation mechanism of holes. This approach has been shown to be effective in avoiding the introduction of defects in the active region of the device that could degrade its performance, unlike ICP dry etching. This technique has now been applied to the fabrication of high-

Correspondence to: B S Zhang, [bszhang2006@sinano.ac.cn](mailto:bszhang2006@sinano.ac.cn)

Received 17 APRIL 2023; Revised 29 MAY 2023.

©2023 Chinese Institute of Electronics




Fig. 1. (Color online) Schematic of pFETs on the p-GaN gate power HEMT platform. (a) Device A; (b) device B.

performance enhanced p-GaN gate HEMTs<sup>[11, 12]</sup> and diodes<sup>[13–15]</sup>.

This study proposes a novel approach to process the gate-underneath region of GaN-based devices. Specifically, a relatively shallow ICP dry etching is performed on the gate-underneath region, followed by H plasma treatment of the bottom of the etched groove. The H plasma treatment converts a certain thickness of p-GaN at the bottom of the groove into HR-GaN without hole carriers, while preserving a certain thickness of p-GaN as the channel. This achieves the enhancement mode under zero bias, while also isolating the etched surface from the channel. The resulting devices exhibit low off-state leakage current, high saturation current density, and a switch ratio of up to  $10^7$ . Compared to conventional methods, this approach avoids introducing defects in the active region of the device and offers superior performance.

## 2. Device fabrication

A cross-sectional schematic of the fabricated devices is shown in Fig. 1. Both device A and device B are grown on an 8-inch Si(111) substrate by metalorganic chemical vapor deposition (MOCVD). The epitaxial structure from bottom to top consists of Si(111) substrate, 4  $\mu\text{m}$  buffer layer, 15 nm of GaN, 18 nm of AlGaN (with an Al composition of approximately 23%), and 100 nm of p-GaN channel layer. The Mg doping concentration in the p-GaN layer is  $3 \times 10^{19} \text{ cm}^{-3}$  and the body hole concentration is  $4 \times 10^{17} \text{ cm}^{-3}$ . The 8-inch wafer is cut into rectangular pieces of  $1.5 \times 1.5 \text{ cm}^2$  by a Disco dicing saw. Both devices are mesa isolated by F ion implantation and Ni/Au = 20/100 nm source-drain metals are deposited by electron beam evaporation. Before metal deposition, the p-GaN surface is rinsed with BOE (7 : 1) solution for 2 min to remove the native oxide layer, which is essential for achieving low specific contact resistance. Then, ohmic contacts are formed by annealing at 500  $^\circ\text{C}$  for 5 min in  $\text{O}_2$  atmosphere. The transfer length method (TLM) measurements show that the specific contact resistivity is  $5.81 \times 10^{-4} \Omega\text{-cm}^2$  and the contact resistance is 58.5  $\Omega\text{-mm}$ .

For device A, we utilized ICP dry etching to slowly etch a 30 nm deep trench in the gate region, leaving 70 nm thickness of p-GaN. During the etching process, the RF power was set at 55 W, ICP power at 0 W,  $\text{BCl}_3$  flow rate at 25 sccm, and  $\text{Cl}_2$  flow rate at 0 sccm. After etching, we performed *in situ* H plasma treatment on the gate trench bottom using a self-aligned process. The treatment was conducted using an Oxford Plasmalab System 100 ICP 180, with ICP power of 300 W, RF power of 2 W, chamber pressure of 8 mTorr, and the treatment time was 2 min. For device B, we also used ICP dry etching to slowly etch an 85 nm deep trench in the gate-

region, leaving 15 nm thickness of p-GaN to provide a 2DHG channel for the device. After etching, we immersed device B in an 85  $^\circ\text{C}$  solution of tetramethylammonium hydroxide (TMAH) for 60 min to repair the etch damage at the bottom of the trench.

Following that, the two devices, A and B, were then placed into an atomic layer deposition (ALD) apparatus to deposit a 10 nm  $\text{Al}_2\text{O}_3$  layer as a gate dielectric. The deposition was carried out at a chamber temperature of 300  $^\circ\text{C}$ , with a growth rate of 0.9  $\text{\AA}/\text{cycle}$ . Next, Ni/Au = 50/150 nm was deposited onto the gate metal of both devices using an electron beam evaporator. The  $\text{Al}_2\text{O}_3$  on the surfaces of the gate and drain metal was then etched off using an ICP 180, followed by a 5-min annealing at 450  $^\circ\text{C}$  in an  $\text{N}_2$  atmosphere for both samples. The purpose of this step was to facilitate the diffusion of H atoms into the p-GaN, and to eliminate the surface states between the  $\text{Al}_2\text{O}_3$  film and the p-GaN.

The gate-source distance ( $L_{\text{GS}}$ ) of the device is 6  $\mu\text{m}$ , the gate-drain distance ( $L_{\text{GD}}$ ) is also 6  $\mu\text{m}$ , the gate length ( $L$ ) is 3  $\mu\text{m}$ , and the gate width ( $W$ ) is 110  $\mu\text{m}$ .

## 3. Results and discussion

The linear transfer curve of device A is shown in Fig. 2(a). During the measurement, the source was grounded, the drain voltage ( $V_{\text{D}}$ ) was set to  $-5 \text{ V}$ , and the gate voltage ( $V_{\text{GS}}$ ) was swept from 1 V to  $-8 \text{ V}$ . The peak transconductance ( $g_{\text{m-max}}$ ) of device A was 0.45 mS/mm, which occurred at  $V_{\text{GS}}$  of  $-5.57 \text{ V}$ . Using the linear extrapolation method at the maximum transconductance, the threshold voltage ( $V_{\text{TH}}$ ) of device A was extracted to be  $-3.8 \text{ V}$ . Alternatively, the threshold voltage can be defined using the specific current value method (taking the current density  $-I_{\text{D}} = 10 \mu\text{A}/\text{mm}$ ), which yields a  $V_{\text{TH}}$  of  $-3.41 \text{ V}$ . In either case, the  $V_{\text{TH}}$  of device A, which was fabricated with a 30 nm-deep gate trench and *in situ* H plasma treatment, is negative, indicating that the device operates in enhancement mode as intended.

The linear transfer characteristics of device B are shown in Fig. 2(b). The device was tested using the same method as device A. The peak transconductance of device B was 0.21 mS/mm, and the threshold voltage ( $V_{\text{TH}}$ ) was extracted using the linear extrapolation method at maximum transconductance, which gave a value of  $-1.4 \text{ V}$ . The specific current method, which utilized a current density of  $I_{\text{D}} = -10 \mu\text{A}/\text{mm}$ , was also employed to define the threshold voltage of device B, resulting in a value of  $-0.35 \text{ V}$ . These results demonstrate that device B has also achieved enhancement-mode operation after etching a gate trench with a depth of 85 nm. Table 1 presents a comparison of the threshold voltages extracted using different methods for devices A and B.

The carrier mobility in field-effect transistors is affected by three physical mechanisms, which can be defined as<sup>[16–19]</sup>:

$$\frac{1}{\mu} = \frac{1}{\mu_{\text{ph}}} + \frac{1}{\mu_{\text{C}}} + \frac{1}{\mu_{\text{sr}}}, \quad (1)$$

$\mu_{\text{ph}}$  is the mobility corresponding to phonon scattering,  $\mu_{\text{C}}$  is the mobility corresponding to Coulomb scattering, and  $\mu_{\text{sr}}$  is the mobility corresponding to dislocation scattering caused by surface roughness. Studies have shown that in the range of 298–348 K, the field-effect mobility is mainly affected by surface roughness<sup>[20]</sup>. ICP dry etching can bring significant rough-




Fig. 2. (Color online) Linear scale transfer characteristics of the devices. (a) Device A; (b) device B.

Table 1. Threshold voltages of device A and B extracted by different methods.

Extract method	Linear extrapolation method at maximum transconductance	Specific current method ( $-I_D = 10 \mu\text{A}/\text{mm}$ )
$V_{\text{TH}}$ of device A (V)	-3.8	-3.41
$V_{\text{TH}}$ of device B (V)	-1.4	-0.35




Fig. 3. (Color online) Energy band diagram under the gate region of the device A at  $V_{\text{GS}} = 0 \text{ V}$  and  $V_{\text{GS}} < V_{\text{TH}}$ .

ness to the etched surface, and the direct contact between the etched surface of device B and the 2DHG channel reduces the carrier mobility in the channel. In order to further substantiate the aforementioned proposition, the mobility of devices A and B was individually calculated. The mobility of the device in its linear regime satisfies the following relationship:

$$\mu = \frac{g_m L}{C_{\text{OX}} W (V_{\text{TH}} - V_{\text{GS}})}, \quad (2)$$

$C_{\text{OX}}$  represents the capacitance of the oxide gate dielectric, the gate dielectric material used in this experiment is  $\text{Al}_2\text{O}_3$ , with a corresponding  $C_{\text{OX}}$  value of  $5.77 \times 10^{-7} \text{ F}/\text{cm}^2$ . For device A, the maximum mobility was obtained at  $V_{\text{GS}} = -3.86 \text{ V}$ .

$$\mu_{\text{max-A}} = \frac{1.54 \times 10^{-5} \text{ S} \times 3 \mu\text{m}}{5.77 \times 10^{-7} \text{ F}/\text{cm}^2 \times 110 \mu\text{m} \times (-3.8 \text{ V} + 3.86 \text{ V})} = 12.13 \text{ cm}^2/(\text{V} \cdot \text{s}). \quad (3)$$

For device B, the maximum mobility was obtained at  $V_{\text{GS}} = -1.43 \text{ V}$ .

$$\mu_{\text{max-B}} = \frac{6.398 \times 10^{-6} \text{ S} \times 3 \mu\text{m}}{5.77 \times 10^{-7} \text{ F}/\text{cm}^2 \times 110 \mu\text{m} \times (-1.4 \text{ V} + 1.43 \text{ V})} = 10.08 \text{ cm}^2/(\text{V} \cdot \text{s}). \quad (4)$$

Regarding p-channel devices, the threshold voltage  $V_{\text{TH}}$  can be understood from a band perspective as the voltage at which the valence band  $E_V$  is just above the Fermi level. Fig. 3 shows the band diagram of device A in the region below the gate for  $V_{\text{GS}} = 0 \text{ V}$  and  $V_{\text{GS}} < V_{\text{TH}}$ . The p-GaN at the top of this region has been plasma treated with hydrogen, resulting in the formation of Mg-H neutral complexes with H atoms due to the Mg acceptor doping. The passivated Mg acceptors are unable to provide holes, causing the band to bend downwards and creating a hole barrier, which separates the p-type carrier channel from the top of the p-GaN etch interface. The downward band bending extends the depleted region of the p-GaN layer into the underlying AlGaIn barrier layer, resulting in a depleted channel region below the gate for  $V_{\text{GS}} = 0 \text{ V}$ , where there are not enough holes to conduct and the device

is in the off state. The HR-GaN passivated with H plasma maintains its single-crystal structure, with the Fermi level located at the middle of the HR-GaN band<sup>[21]</sup>. When a negative voltage is applied to the gate, the band of the channel moves relative to the Fermi level, and when  $V_{\text{GS}} < V_{\text{TH}}$ , the valence band of the channel moves above the Fermi level, resulting in the appearance of a 2D hole gas channel and the device turns on.

An ideal power switch should have zero leakage current in the off state but in reality this cannot be achieved, which is the source of static power consumption in power switch devices. In other words, the larger the switch ratio, the lower the circuit loss. The transfer characteristics in semi-log coordinates of devices A and B are presented in Fig. 4 and it can be observed that the off-state leakage current density of device




Fig. 4. (Color online) Semi-log scale transfer characteristics and gate leakage currents of devices. (a) Device A; (b) device B.




Fig. 5. (Color online) Output characteristics of devices: (a) device A; (b) device B.

A is effectively controlled at the level of  $10^{-7}$  mA/mm, while the off-state leakage current density of device B reaches the level of  $10^{-5}$  mA/mm, which is much higher than that of device A. This happens because ion bombardment during etching processes causes physical damage to the etched surface, resulting in leakage paths that lead to increased leakage current<sup>[8]</sup>. Due to its lower off-state leakage, device A achieves a switch ratio of  $1 \times 10^7$ , which is two orders of magnitude higher than that of device B.

In an ideal device, no current should flow at the gate, so gate leakage in circuits is considered a noise source that can degrade overall circuit performance. Fig. 4 shows the logarithmic plot of the gate leakage current ( $I_G$ ) for devices A and B, with source and drain grounded and gate voltage  $V_{GS}$  swept from 1 to  $-8$  V. The  $|I_G|$  of device B is stable below  $1 \times 10^{-6}$  mA/mm for  $V_{GS}$  greater than  $-5.5$  V, and it starts to increase when  $V_{GS}$  is less than  $-5$  V, reaching  $1.62 \times 10^{-5}$  mA/mm at  $V_{GS} = -8$  V. This is because the gate dielectric material  $\text{Al}_2\text{O}_3$  has a large bandgap and a relatively high dielectric constant. Defect states at the interface between the gate dielectric layer and the semiconductor and within the gate dielectric layer can significantly affect the device's gate leakage and threshold voltage stability<sup>[22]</sup>. Rapid thermal annealing (RTA) is an effective method for repairing defect states<sup>[22, 23]</sup>. Devices A and B were annealed for 5 min at  $450^\circ\text{C}$  in an  $\text{N}_2$  atmosphere after the gate dielectric was grown, which repaired the defect states at the interface between the gate dielectric and p-GaN and within the gate dielectric layer. This is also one reason why devices A and B exhibit low gate leakage current.

The performance of device A exhibits superior ability in suppressing gate leakage current compared to device B. As shown in Fig. 4,  $|I_G|$  remains below  $1 \times 10^{-6}$  mA/mm and stable when  $V_{GS}$  is greater than  $-7$  V, and only begins to increase after  $V_{GS}$  exceeds  $-7$  V. At  $V_{GS} = -8$  V, the  $I_g$  of device A is  $4.01 \times 10^{-6}$  mA/mm. This is because the HR-GaN obtained through H plasma treatment can act as a gate dielectric to some extent, suppressing gate leakage current.

To investigate the impact of etching damage on carrier transport in the channel, we tested the output characteristics of device A and device B, and extracted the on-resistance at the threshold voltage. During the test, the source was grounded, and  $V_{DS}$  was scanned from 0 to  $-9$  V. For device A,  $V_{GS}$  was scanned from  $-3$  to  $-8$  V with a step of  $-1$  V. For device B,  $V_{GS}$  was scanned from  $-1$  to  $-8$  V due to its higher threshold voltage. As shown in Fig. 5, device A exhibited a higher saturation current density of  $1.12$  mA/mm at  $V_{GS} = -9$  V, while device B only reached a saturation current density of  $0.97$  mA/mm at the same gate voltage. In the absence of other factors, the trade-off between the saturation current density and the threshold voltage is expected because reducing the thickness of the gate region channel layer to achieve a more enhanced threshold voltage also limits the carrier concentration and thus reduces the saturation current density. Device A showed a higher saturation current density despite having a more enhanced threshold voltage than device B, which indicates the significant role played by etching damage. The etching damage creates N vacancies<sup>[24]</sup>, which act as donor levels that will release an electron to compound with hole carriers in the channel, thus reducing the carrier concen-

Table 2. Benchmark of p-channel GaN-based FETs

Work unit	Platform	$V_{TH}^a$ (V)	$I_{ON-max}$ (mA/mm)	$I_{ON}/I_{OFF}^b$
RWTH <sup>[2]</sup>	p-/i-GaN/AlInGaN/GaN/AlN	-1.12 ( $V_D = -8$ V)	6.79 ( $V_D = -8$ V)	7
RWTH <sup>[25]</sup>	p-/i-GaN/AlInGaN/GaN/AlN	-0.5 ( $V_D = -5$ V)	1.81 ( $V_D = -5$ V)	8
HRL <sup>[26]</sup>	p-/i-GaN/AlGaIn/GaN	-0.36 ( $V_D = -0.1$ V)	1.65 ( $V_D = -5$ V)	6
AIST <sup>[27]</sup>	p-/i-GaN/AlGaIn/GaN	-0.75 ( $V_D = -5$ V)	0.09 ( $V_D = -5$ V)	3
HKUST <sup>[28]</sup>	p-GaN/AlGaIn/GaN	-1.7 ( $V_D = -5$ V)	3.38 ( $V_D = -5$ V)	7
This work	p-GaN/AlGaIn/GaN	-3.41 ( $V_D = -5$ V)	1.12 ( $V_D = -5$ V)	7

<sup>a</sup>Extracted at  $-I_D = 10 \mu\text{A}/\text{mm}$ .

<sup>b</sup>Extracted at  $V_D$  which is the same as noted in  $V_{TH}$  and with overdriven  $V_{GS}$ .

tration. The on-resistance ( $R_{ON}$ ) at the threshold voltage was extracted and found to be 4.9 k $\Omega$ ·mm for device A and 8.3 k $\Omega$ ·mm for device B. The smaller  $R_{ON}$  of device A compared to device B is beneficial for achieving low power consumption in the overall circuit.

In Table 2, a comparison is presented between this device and other reported enhanced GaN pFETs in the literature. Among all the devices listed in the table, our device exhibits a significant enhancement mode and high  $I_{ON}/I_{OFF}$  ratio advantage. Moreover, another advantage of this device is that it is fabricated base on a p-GaN/AlGaIn/GaN epitaxial structure, which is highly compatible for monolithic integration with HEMTs devices, thereby facilitating the realization of commercial GaN CMOS circuits.

#### 4. Conclusion

Using an H plasma treatment technique, we successfully developed an E-mode p-GaN-MOSFET on a commercial p-GaN/AlGaIn/GaN-on-Si platform. The buried p-GaN channel is positioned away from the top GaN surface and gate-oxide/GaN interface, effectively mitigating the severe  $I_{ON}$  degradation induced by aggressive gate recess. This approach involves retaining a thicker p-GaN layer as the buried channel under the HR-GaN layer. The p-GaN/AlGaIn/GaN-on-Si platform presents a promising avenue for monolithically integrating E-mode pFET and nFET, which could lead to the development of complementary and more robust GaN power ICs.

#### Acknowledgments

This work was supported by the Youth Innovation Promotion Association of the Chinese Academy of Sciences (Grant No. 2020321) and the National Natural Science Foundation of China (Grant No. 92163204).

#### References

- Zimmermann T, Neuburger M, Kunze M, et al. P-channel InGaIn-HFET structure based on polarization doping. *IEEE Electron Device Lett*, 2004, 25, 450
- Hahn H, Reuters B, Pooth A, et al. P-channel enhancement and depletion mode GaN-based HFETs with quaternary backbarriers. *IEEE Trans Electron Devices*, 2013, 60, 3005
- Chowdhury N, Lemettinen J, Xie Q Y, et al. P-channel GaN transistor based on p-GaN/AlGaIn/GaN on Si. *IEEE Electron Device Lett*, 2019, 40, 1036
- Bader S J, Chaudhuri R, Nomoto K, et al. Gate-recessed E-mode p-channel HFET with high on-current based on GaN/AlN 2D hole gas. *IEEE Electron Device Lett*, 2018, 39, 1848
- Cao X A, Pearton S J, Zhang A P, et al. Electrical effects of plasma damage in p-GaN. *Appl Phys Lett*, 1999, 75, 2569
- Cao X A, Pearton S J, Dang G T, et al. GaN n- and p-type Schottky diodes: Effect of dry etch damage. *IEEE Trans Electron Devices*, 2000, 47, 1320
- Narita T, Kikuta D, Takahashi N, et al. Study of etching-induced damage in GaN by hard X-ray photoelectron spectroscopy. *Phys Status Solidi A*, 2011, 208, 1541
- Fu K, Fu H Q, Huang X Q, et al. Demonstration of 1.27 kV etch-then-regrow GaN p-n junctions with low leakage for GaN power electronics. *IEEE Electron Device Lett*, 2019, 40, 1728
- Hao R H, Fu K, Yu G H, et al. Normally-off p-GaN/AlGaIn/GaN high electron mobility transistors using hydrogen plasma treatment. *Appl Phys Lett*, 2016, 109, 152106
- Nakamura S, Iwasa N, Senoh M, et al. Hole compensation mechanism of P-type GaN films. *Jpn J Appl Phys*, 1992, 31, 1258
- Hao R H, Li W Y, Fu K, et al. Breakdown enhancement and current collapse suppression by high-resistivity GaN cap layer in normally-off AlGaIn/GaN HEMTs. *IEEE Electron Device Lett*, 2017, 38, 1567
- Wei X, Zhang X D, Sun C, et al. Improvement of breakdown voltage and ON-resistance in normally-OFF AlGaIn/GaN HEMTs using etching-free p-GaN stripe array gate. *IEEE Trans Electron Devices*, 2021, 68, 5041
- Wei X, Zhang X D, Tang W X, et al. 2.0 kV/2.1 m $\Omega$ ·cm<sup>2</sup> lateral p-GaN/AlGaIn/GaN hybrid anode diodes with hydrogen plasma treatment. *IEEE Electron Device Lett*, 2022, 43, 693
- Wei X, Zhang X D, Zhou X, et al. Dual Current and voltage sensitivity temperature sensor based on lateral p-GaN/AlGaIn/GaN hybrid anode diode. *IEEE Sens J*, 2021, 21, 22459
- Fu H Q, Fu K, Alugubelli S R, et al. High voltage vertical GaN p-n diodes with hydrogen-plasma based guard rings. *IEEE Electron Device Lett*, 2020, 41, 127
- Takagi S, Toriumi A, Iwase M, et al. On the universality of inversion layer mobility in Si MOSFETs: Part I-effects of substrate impurity concentration. *IEEE Trans Electron Devices*, 1994, 41, 2357
- Sah C T, Ning T H, Tschopp L L. The scattering of electrons by surface oxide charges and by lattice vibrations at the silicon-silicon dioxide interface. *Surf Sci*, 1972, 32, 561
- Pérez-Tomás A, Brosselard P, Godignon P, et al. Field-effect mobility temperature modeling of 4H-SiC metal-oxide-semiconductor transistors. *J Appl Phys*, 2006, 100, 114508.
- Lombardi C, Manzini S, Saporito A, et al. A physically based mobility model for numerical simulation of nonplanar devices. *IEEE Trans Comput Aided Des Integr Circuits Syst*, 1988, 7, 1164
- Tang W X, Zhou J A, Yu G H, et al. Effects of the stepped sidewall morphology on the ON-state performance for vertical GaN trench-gate MOSFETs. *Appl Phys Express*, 2022, 15, 076502
- Yang C, Fu H Q, Su P Y, et al. Demonstration of GaN-based metal-insulator-semiconductor junction by hydrogen plasma treatment. *Appl Phys Lett*, 2020, 117, 052105
- Calzolaro A, Mikolajick T, Wachowiak A. Status of aluminum ox-

ide gate dielectric technology for insulated-gate GaN-based devices. *Materials*, 2022, 15, 791

- [23] Wang Y, Wang M, Xie B, et al. High-performance normally-off Al<sub>2</sub>O<sub>3</sub>/GaN MOSFET using a wet etching-based gate recess technique. *IEEE Electron Device Letters*, 2013, 34(11), 1370
- [24] He J L, Zhong Y Z, Zhou Y, et al. Recovery of p-GaN surface damage induced by dry etching for the formation of p-type Ohmic contact. *Applied Physics Express*, 2019, 12(5), 055507
- [25] Reuters B, Hahn H, Pooth A, et al. Fabrication of p-channel heterostructure field effect transistors with polarization-induced two-dimensional hole gases at metal-polar GaN/AlInGaN interfaces. *Journal of Physics D: Applied Physics*, 2014, 47(17), 175103
- [26] Chu R, Cao Y, Chen M, et al. An experimental demonstration of GaN CMOS technology. *IEEE Electron Device Letters*, 2016, 37(3), 269
- [27] Nakajima A, Kubota S, Tsutsui K, et al. GaN-based complementary metal-oxide-semiconductor inverter with normally off Pch and Nch MOSFETs fabricated using polarisation-induced holes and electron channels. *IET Power Electronics*, 2018, 11(4), 689
- [28] Zheng Z, Song W, Zhang L, et al. High  $I_{ON}$  and  $I_{ON}/I_{OFF}$  ratio enhancement-mode buried p-channel GaN MOSFETs on p-GaN gate power HEMT platform. *IEEE Electron Device Letters*, 2019, 41(1), 26



**Xiaotian Gao** received his BS degree from Nanjing University of Science and Technology in 2019. He is now an MS student at Shanghai University. His research focuses on the optimization of performance for GaN pFET devices.



**Baoshun Zhang** received his BS degree from Changchun University of Science and Technology in 1994 and PhD degree from the Institute of Semiconductors, Chinese Academy of Sciences in 2003. Then he joined in Hong Kong University of Science and Technology. Currently, he is a researcher at Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences, and his research interests include semiconductor material growth and device technology research.