

# Reliability evaluation on sense-switch p-channel flash

Side Song<sup>1</sup>, Guozhu Liu<sup>1,2,†</sup>, Hailiang Zhang<sup>1</sup>, Lichao Chao<sup>1</sup>, Jinghe Wei<sup>1</sup>, Wei Zhao<sup>1</sup>, Genshen Hong<sup>1</sup>, and Qi He<sup>1</sup>

<sup>1</sup>The 58th Institution of Electronic Science and Technology Group Corporation of China, Wuxi 214035, China

<sup>2</sup>School of Electronic Science and Engineering, Southeast University, Nanjing 210096, China

**Abstract:** In this paper, the reliability of sense-switch p-channel flash is evaluated extensively. The endurance result indicates that the p-channel flash could be programmed and erased for more than 10 000 cycles; the room temperature read stress shows negligible influence on the p-channel flash cell; high temperature data retention at 150 °C is extrapolated to be about 5 years and 53 years corresponding to 30% and 40% degradation in the drive current, respectively. Moreover, the electrical parameters of the p-channel flash at different operation temperature are found to be less affected. All the results above indicate that the sense-switch p-channel flash is suitable to be used as the configuration cell in flash-based FPGA.

**Key words:** reliability; endurance; data retention; sense-switch p-channel flash

**Citation:** S D Song, G Z Liu, H L Zhang, L C Chao, J H Wei, W Zhao, G S Hong, and Q He, Reliability evaluation on sense-switch p-channel flash[J]. *J. Semicond.*, 2021, 42(8), 084101. <http://doi.org/10.1088/1674-4926/42/8/084101>

## 1. Introduction

With the rapid development of aerospace technology, the demand for highly qualified and highly reliable electrical and electronic systems is stronger and stronger. FPGA (field programmable gate array) is an important class of integrated circuit device used in aerospace electronics. There are mainly three kinds of FPGAs, the antifuse-based FPGA<sup>[1, 2]</sup>, the flash-based FPGA<sup>[3–6]</sup> and the SRAM-based FPGA<sup>[7, 8]</sup>. Among them, the antifuse-based FPGA is one-time programmable (OTP) and only a limited density could be reached. Although the SRAM-based FPGA could be as large as billion gates level, it is vulnerable to single event upset and it is volatile, while the flash-based FPGA is considered as the next mainstream technology for its high safety, high reliable, radiation hardened, non-volatile and reprogrammable properties.

To the best of our knowledge, the configuration cells for flash-based FPGA mainly include sense-switch and push-pull<sup>[9, 10]</sup>. The sense-switch n-channel flash has already been applied to the Microsemi's series product ranging from 0.25 μm to 65 nm, but its reliability and radiation hardness are quite challenging. While there are few reports on sense-switch p-channel flash, compared with n-channel flash, p-channel flash has its special advantages in high-speed programming and low-power operation<sup>[11]</sup>, as well as the intrinsic radiation hardness<sup>[12, 13]</sup>. Thus, it is meaningful and valuable to have an overall evaluation on the sense-switch p-channel flash, aiming to make high reliable flash-based FPGA.

In this letter, the reliability of sense-switch p-channel flash was evaluated with emphasis on endurance and data retention. It is assured that the sense-switch p-channel flash could be programmed and erased for more than 10 000 cycles with only 1.3 V threshold voltage window closing and

30% drive current degradation. The data retention ability at 150 °C is extrapolated to be 5 years (when a criteria of 30% degradation in drive current is used); moreover, the electrical parameters of the p-channel flash at different temperature are monitored. All the results indicate that the sense-switch p-channel flash has the potential to be applied into flash-based FPGA.

## 2. Experiment

The sense-switch p-channel flash was manufactured using 130 nm embedded flash technology. Fig. 1(a) depicts the cell structure. A sense-switch device consists of two transistors, the sense transistor, which is used for program, erase and verify operations, and the switch, which is randomly wired to logic devices for signal propagation. It is noted that both the sense (T1) and switch (T2) transistor share the same control gate and floating gate, when T1 is programmed, the floating gate will be filled with electron and the channel of T2 is turned on. When T1 is erased, the electron is ejected from the common floating gate and T2 is turned off, as shown in Fig. 1(b).

The reliability evaluation is mainly focused on endurance and data retention. For endurance evaluation, the devices are programmed and erased for as long as 10 000 cycles, the electric characteristics were monitored. The data retention ability is tested at both the room temperature and high temperature for a typical stress duration. Last but not least, the  $I$ - $V$  characteristics of the sense-switch p-channel flash at different temperature are measured. For each evaluation, at least five devices are chosen to increase the accuracy. It should be noted that all the device characteristics monitored in the following were limited only to the switch transistor (T2).

## 3. Results and discussion

### 3.1. Endurance

The threshold voltage ( $V_{th}$ , collected by constant current

Correspondence to: G Z Liu, [gzliucet@163.com](mailto:gzliucet@163.com)

Received 3 FEBRUARY 2021; Revised 2 MARCH 2021.

©2021 Chinese Institute of Electronics




Fig. 1. (Color online) (a) The three-dimensional sense-switch p-channel flash diagram. (b) The basic working schematic.




Fig. 2. (Color online) (a) The threshold voltage and drive current as a function of the program and erase cycles. (b) Electron trapping in the tunnel oxide or spacer at the drain side when programmed.

at  $I_d = -0.1 \mu A$  and drive current ( $I_{on} = I_d @ V_d = -1.5 V, V_{cg} = 0 V$ ) as a function of program and erase cycles is shown in Fig. 2(a). Both the  $V_{th}$  after programming and erasing shift toward the negative direction, where the programmed  $V_{th}$  sees a larger shift (2.5 V) than the erased  $V_{th}$  (1.2 V), resulting in a  $V_{th}$  window closing from 11.1 V at initial to 9.7 V from the initial to 10 000 program and erase cycles. The drive current exhibits a first slow and then fast drop-down phenomenon, and the drive current decreases about 30% up to 10 000 cycles.

The reasons for  $V_{th}$  shift and drive current degradation are in close link with the tunnel oxide and spacer at the drain side<sup>[14, 15]</sup>. As in our case, the sense-switch p-channel flash cell is programmed by BBHE (band-to-band tunneling induced hot electron), which is a high-speed and low-power programming method for p-channel flash, but it may cause damage to the tunnel oxide more severely than CHHIHE (channel hot hole-induced hot electron)<sup>[16]</sup>. The BBHE program mechanism features a positive voltage on the control gate and a negative bias on the drain and, under such a bias condition, electron-hole pairs are generated at the gate/drain overlap region due to energy band bending. The electron is accelerated because of large lateral potential gradient created by drain-to-substrate voltage, some of these electrons may inject into the floating gate in favor of the vertical electric field, while some are trapped into the tunnel oxide or the spacer due to defects generated by the manufacture process or repeated electron tunneling process<sup>[15]</sup>. At the first hundred cycles, the oxide or space trap density is low and the programmed  $V_{th}$  is less affected, with increasing the cycles, more

and more traps are generated, as illustrated in Fig. 2(b), which will significantly degrade the program speed, thus the programmed  $V_{th}$  drops faster. The relationship of  $V_{th}$  shift ( $\Delta V_{th}$ ) to the trapped electron in the tunnel oxide is described as

$$\Delta V_{th} = \frac{\Delta Q \cdot d}{\epsilon}, \tag{1}$$

where  $\Delta Q$  is the density of trapped electrons in the tunnel oxide,  $\epsilon$  is the dielectric constant of the tunnel oxide and  $d$  is the thickness of the tunnel oxide. Lower programmed  $V_{th}$  means less electron on the common floating gate, which in turn increases the channel resistance of the switch transistor, leading to an obvious drop-down of the drive current.

After all, the sense-switch p-channel flash is endurable to more than 10 000 program and erase cycles, in comparison to the sense-switch n-channel flash (more than 1000 program and erase cycles<sup>[15]</sup>). Therefore, the sense-switch p-channel flash is endurable to be applied to Flash-based FPGA.

### 3.2. Data retention

The evaluation on sense-switch p-channel flash's data retention ability is carried out both in room temperature and high temperature. Fig. 3(a) is the current-time curve measured with drain bias at  $-1.5 V$ , control gate bias at  $0 V$ , grounded source and substrate for the programmed state switch transistor at room temperature. Fig. 3(b) depicts the  $I-V$  characteristic of the sense-switch p-channel flash before and after 100 000 s read stress. Both curves show that the p-channel




Fig. 3. (Color online) (a) Current–time curve during read stress at room temperature. (b)  $I$ – $V$  characteristic before and after read stress.  $I$ – $V$  characteristic before and after high temperature storage (c) without cycling and (d) with 500 program and erase cycles before DRB. (e) Degradation of drive current versus time in bake. (f)  $I$ – $V$  characteristic of the erased state device under high temperature storage.

flash is unaffected by room temperature read stress.

The high temperature data retention experiment is carried out both for the programmed and erased flash devices, with a typical bake temperature (150 °C) and time (1000 h), the results are shown in Figs. 3(c)–3(f). Figs. 3(c) and 3(d) represent the p-channel flash without and with 500 program and erase cycles before the bake process, respectively. For those without being cycled before baking, the  $V_{th}$  shift is about 1 V, in comparison to 0.4 V for the device with 500 program and erase cycles, in the first 150 °C, 168 h bake duration. While in the next 168–1000 h duration, both devices exhibit a similar  $V_{th}$  shift of about 0.5 V. Two possible reasons are proposed to explain the difference: Firstly, those devices without cycling first before baking have a more positive threshold voltage ( $\sim 6.8$  V), corresponding to larger amount of electrons on the floating gate and lower intrinsic potential, when they are subjected to high temperature bake, more electron can gain energy and escape either through the tunnel oxide<sup>[17]</sup> or the interpoly dielectric<sup>[18]</sup>. Secondly, the trapped elec-

tron in the tunnel oxide induced by repeated program and erase may inhibit extra electron loss from the floating gate.

Fig. 3(e) reports the degradation of drive current (collected at  $V_d = -1.5$  V and  $V_{cg} = V_b = V_s = 0$  V) as function of the high temperature bake time, the data fit a log-linear relationship that can be extrapolated to 30% degradation at 43 000 h (about 5 years) and 40% degradation at 470 000 h (about 53 years), at 150 °C, in comparison to Microsemi's RT ProASIC3 devices' data retention (less than 10 years at 150 °C). Moreover, the erased state p-channel flash under high temperature bake was also investigated, as shown in Fig. 3(f), and no obvious change was found in the 150 °C, 1000 h time duration. The results above indicate that the sense-switch p-channel flash has good data retention properties under high temperature ambient.

### 3.3. Temperature related performance

The electrical parameters of the sense-switch p-channel flash under different temperature conditions are also tested, as reported in Fig. 4. The drive current of programmed state




Fig. 4. (Color online) (a) The output characteristics of the programmed switch. (b) The programmed and erased state of the switch under different temperatures. (c) The threshold voltage and drive current with different temperature cycling.

at  $V_d = -1.5$  V and  $V_{cg} = 0$  V (see Fig. 4(a)) increases about 10% (at  $-55$  °C) and drops about 14% (at  $125$  °C) in comparison with the value measured at room temperature ( $25$  °C). The  $V_{th}$  shift (see Fig. 4(b)) is less than 1 V in the  $-55$  to  $125$  °C temperature range. Specifically, a thermal cycling experiment between  $25$  and  $125$  °C is carried out and the result is reported in Fig. 4(c). Except for the first two cycles, where the  $V_{th}$  and drive current drops a little, the next cycles are quite stable and reproducible. The results above show that the sense-switch p-channel flash is robust in low and high temperature, even with a sudden change of the temperature, once again lays a foundation for the investigation of sense-switch p-channel flash used as configuration cells for flash-based FPGA.

#### 4. Conclusion

The reliability of sense-switch p-channel flash concerning endurance and data retention were evaluated on emphasis. The endurance experiment suggests that the sense-switch p-channel flash could be programmed and erased for more than 10 000 cycles with only 1.3 V threshold voltage window closing and 30% drive current degradation, which is mainly due to the electron trapping in the tunnel oxide or spacer at the drain side. The room temperature read stress has a negligible effect on the p-channel flash, and the data retention ability at  $150$  °C is extrapolated to be 5 years (when a criteria of 30% degradation in drive current is used) and about 53 years (when a criteria of 40% degradation in drive current is used). Furthermore, the p-channel flash is proved to be robust and enduring at different temperatures or suffer from a sudden temperature change. All the results indicate that the sense-switch p-channel flash is a potential configuration cell for flash-based FPGA.

#### References

- [1] Liu G Z. Characterization and modeling of a highly reliable ONO antifuse for high-performance FPGA and PROM. *Int J Mater Sci Appl*, 2016, 5, 169
- [2] He T N, Zhang F C, Bhunia S, et al. Silicon carbide (SiC) nanoelectromechanical antifuse for ultralow-power one-time-programmable (OTP) FPGA interconnects. *IEEE J Electron Devices Soc*, 2015, 3, 323
- [3] Rezzak N, Dsilva D, Wang J J, et al. SET and SEFI characterization of the 65 nm SmartFusion2 flash-based FPGA under heavy ion irradiation. 2015 IEEE Radiation Effects Data Workshop, 2015, 1
- [4] Zhang J, Zhou D M. An 8.5-ps two-stage vernier delay-line loop shrinking time-to-digital converter in 130-nm flash FPGA. *IEEE Trans Instrum Meas*, 2018, 67, 406
- [5] Li X L, Yu Q K, Sun Y, et al. The experimental study on SEU hardened effect of flash FPGA for space application. 2018 International Conference on Radiation Effects of Electronic Devices, 2018, 1
- [6] Rezzak N, Wang J J, Tung E C, et al. New methodologies for SET characterization and mitigation in flash-based FPGAs. *IEEE Trans Nucl Sci*, 2007, 54, 2512
- [7] Ebrahimi M, Rao P M B, Seyyedi R, et al. Low-cost multiple bit upset correction in SRAM-based FPGA configuration frames. *IEEE Trans Very Large Scale Integr (VLSI) Syst*, 2016, 24, 932
- [8] Bernardeschi C, Cassano L, Domenici A. SRAM-based FPGA systems for safety-critical applications: A survey on design standards and proposed methodologies. *J Comput Sci Technol*, 2015, 30, 373
- [9] Wang J J, Rezzak N, Dsilva D, et al. A novel 65 nm radiation tolerant flash configuration cell used in RTG4 field programmable gate array. *IEEE Trans Nucl Sci*, 2015, 62, 3072
- [10] Rezzak N, Wang J J, Dsilva D, et al. TID and SEE characterization

of microsemi's 4th generation radiation tolerant RTG4 flash-based FPGA. 2015 IEEE Radiation Effects Data Workshop, 2015, 1

- [11] Hsu C C H, Acovic A, Dori L, et al. A high speed, low power p-channel flash EEPROM using silicon rich oxide as tunneling dielectric. International Conference on Solid State Devices and Materials, 1992, 141
- [12] Liu G Z, Li B, Wei J H, et al. A radiation-hardened Sense-Switch pFLASH cell for FPGA. *Microelectron Reliab*, 2019, 103, 113514
- [13] Liu G Z, Li B, Xiao Z Q, et al. The TID characteristics of a radiation hardened sense-switch pFLASH cell. *IEEE Trans Device Mater Reliab*, 2020, 20, 358
- [14] Yamada S, Hiura Y, Yamane T, et al. Degradation mechanism of flash EEPROM programming after program/erase cycles. Proc IEEE Int Electron Devices Meet, 1993, 23
- [15] Schmid B A, Jia J Y, Wolfman J, et al. Cycling induced degradation of a 65 nm FPGA flash memory switch. IEEE International Integrated Reliability Workshop Final Report, 2010, 92
- [16] Chung S S, Kuo S N, Yih C M, et al. Performance and reliability evaluations of p-channel flash memories with different programming schemes. Int Electron Devices Meet IEDM Tech Dig, 1997, 295
- [17] Shiner R E, Caywood J M, Euzent B L. Data retention in EPROMS. 18th International Reliability Physics Symposium, 1980, 238
- [18] Mori S, Kaneko Y, Arai N, et al. Reliability study of thin inter-poly

dielectrics for non-volatile memory application. 28th Annual Proceedings on Reliability Physics Symposium, 1990, 132



**Side Song** received the M.S. degree in Material Physics and Chemistry from the Shandong University of China. He is currently a senior engineer in the 58th Institution of Electronic Science and Technology Group Corporation of China. His research interests include semiconductor device and process integration.



**Guozhu Liu** received the M.S. degree in Applied Chemistry from the University of Electronic Science and Technology of China in 2009. He is currently pursuing the Ph.D. degree in Electronics and Information in Southeast University. He is currently a senior engineer in the 58th Institution of Electronic Science and Technology Group Corporation of China. His research interests include semiconductor devices and process integration.