Fabrication, characterization, numerical simulation and compact modeling of P3HT based organic thin film transistors

Shubham Dadhich¹, A. D. D. Dwivedi^{1, †}, and Arun Kumar Singh^{2, †}

¹School of Electronics Engineering, Vellore Institute of Technology (VIT), Vellore, TN- 632014, India ²Department of Pure and Applied Physics, Guru Ghasidas Vishwavidyalaya Bilaspur (C.G.) 495009, India

Abstract: This paper presents the fabrication, characterization and numerical simulation of poly-3-hexylthiophene (P3HT)based bottom-gate bottom-contact (BGBC) organic thin film transistors (OTFTs). The simulation is based on a drift diffusion charge transport model and density of defect states (DOS) for the traps in the band gap of the P3HT based channel. It combines two mobility models, a hopping mobility model and the Poole–Frenkel mobility model. It also describes the defect density of states (DOS) for both tail and deep states. The model takes into account all the operating regions of the OTFT and includes sub-threshold and above threshold characteristics of OTFTs. The model has been verified by comparing the numerically simulated results with the experimental results. This model is also used to simulate different structure in four configurations of OTFT e.g. bottom-gate bottom-contact (BGBC), bottom-gate top-contact (BGTC), top-gate bottom-contact (TGBC) and top-gate top-contact (TGTC) configurations of the OTFTs. We also present the compact modeling and model parameter extraction of the P3HT-based OTFTs. The extracted compact model has been further applied in a p-channel OTFT-based inverter and three stage ring oscillator circuit simulation.

Citation: S Dadhich, A D D Dwivedi, and A K Singh, Fabrication, characterization, numerical simulation and compact modeling of P3HT based organic thin film transistors[J]. *J. Semicond.*, 2021, 42(7), 074102. http://doi.org/10.1088/1674-4926/42/7/074102

1. Introducation

Organic electronics have received great attention since the initial discovery^[1], due to the range of exotic mechanical properties of the organic semiconductor materials and technologies that they offer in contrast to prevalent inorganic semiconductor technologies. For example, plastics can be flexible^[2], stretchable and processed from solution-phase over large areas in roll-to-roll newspaper-style printing^[3, 4]. Plastics can also be processed at lower temperatures^[5], and hence have lower economic costs than silicon. Another benefit of synthetic polymeric materials is that their properties can be tailored via the introduction of different chemical groups that vary overall molecular structures, giving rise to the idea of "Make to Order" (MTO) electronics. Applications for organic thin film transistor (OTFT) include light-emitting devices^[6-32], bioelectronics sensing devices and applications^[6] that would require low amounts of computing, such as electronic tags or memory devices^[7–9]. One of the primary focuses for organic electronics research over the past few decades has been the organic field-effect transistors (OFETs)^[10-32]. OTFTs are a key element of organic electronics^[1-32]. Whilst solution-processed OTFT^[11-13] with desired mobility values have started to enter the realm of industrial application, they can't be utilized unless the other critical parameters are also addressed. For example, TFTs can be used as switches in both voltage-driven and current-driven applications. Voltage-driven applications, such as liquid crystal displays or e-paper, require a con-

Received 20 JANUARY 2021; Revised 1 MARCH 2021.

©2021 Chinese Institute of Electronics

trolled voltage to be applied. On the other hand, display technologies used active matrix organic light emitting diode (AMOLED) commercially for smart phones, laptops, tablets, games consoles, smart watches, digital cameras, media players and televisions are current-driven. In the development of TFT, the mathematical model of device represents an important bridge between manufacturing of semiconductor and circuit design. In past years, some mathematical models of OTFT were developed^[14]. All these models describe dc current-voltage characteristics. These models are developed by slight modification in classical MOS transistor models. But these are not able to describe complete behaviour and unique features of OTFTs. During the design process to evaluate the circuit performance, compact model is necessary^[12, 28–32]. Therefore, technology computer aided design (TCAD) simulation and compact modeling of organic thin film transistors^[13–32] become very important. The researchers have put an extensive research effort into OTFT compact modeling for circuit simulation as in Refs. [28-32]. Further research efforts by various researchers are going on in this direction. In current scenario, a physical model based on organic semiconductor is required for analog and digital circuits. The developed model should have these qualities: (i) consistent behaviour, (ii) having parameter variable that can be put easily, (iii) symmetrical to OTFT structure, (iv) easily derivable and simple calculation, (v) reducible and upgradable, (vi) tunable for bad experimental data, and (vii) all the relations can be justified by physics. So in this work, we try to achieve all these qualities. The model based on fundamental semiconductor equations and drift diffusion charge transport model has been utilized for TCAD based numerical simulation. This approach and model has been successfully examined on experimental data and also extracted the performance parameters

Correspondence to: A D D Dwivedi, adddwivedi@gmail.com; A K Singh, arunsingh.itbhu@gmail.com



Fig. 1. (Color online) Structure of the P3HT-based bottom-gate bottom-contact (BGBC) OTFT.

of the OTFTs for both saturation and linear region of operation of OTFTs. For compact modeling we used the UOTFT model which introduces general expression of modeling for conductivity of channel of OTFTs^[31-33].

In this paper, we used Silvaco's ATLAS device simulator to use the charge carrier continuity equation, Poisson's semiconductor device equation^[22-28] and drift diffusion model^[22-28] to simulate electrical characteristics of the given device. Silvaco's UTMOST-IV model parameter extraction software has been used to obtain compact model parameters using the UOTFT model^[28-32, 38]. TCAD simulation results and compact model based simulation results were also compared with the measured results of experimentally fabricated device. This section talks about basic introduction. Experimental details of the fabricated P3HT based bottom-gate bottom-contact (BGBC) OTFT are given in Section 2. TCAD based numerical simulation and performance parameter extraction of the device are given in Section 3. In Section 4 we describe the results and discussions. Compact modeling, model parameter extraction and model validation are explained in the Section 5. Finally, conclusions drawn are given in Section 6.

2. Experimental details

2.1. OTFT fabrication

We fabricated a P3HT based bottom-gate bottom-contact (BGBC) OTFT as shown in Fig. 1. A n⁺ type Si wafer with 1×1 cm² was chosen as the substrate. On the top of the wafer a 300 nm thick SiO₂ layer was already deposited. Substrates were cleaned with a mixture of hydrogen peroxide and ammonia solution with 5 : 1 ratios at 85 °C for 1 h. Further octyltrichlorosilane (OTS) was used to enhance ordering of P3HT polymer chains over the substrate. Gold (Au) metal was used as the source/drain electrodes. The 30 nm Au electrodes were thermally deposited using vacuum coating unit (HHV make Model: SMART COAT 3.0) through metal mask on wafer. The length of the channel was 50 μ m and the width of the device was 2 mm. In our study, we have used P3HT having molecular weight of 37800 kDa and 90% head to tail regioregularity. Solutions of P3HT in choloroform (Merck, India) were prepared with 2 mg/ml concentration. The prepared solution was spin coated on wafer for 20 s at 6000 rpm using a spin coater (APEX instrument Co, India). The thickness of P3HT was maintained about 50 nm. Further, the sample was

Parameter	Value
Effective density of states in the conduction band (<i>N</i> _c)	$2 \times 10^{21} \text{ cm}^{-3[17]}$
Effective density of states in the valance band (<i>N</i> _v)	$2 \times 10^{21} \text{ cm}^{-3[17]}$
Organic Semiconductor Dielectric constants (<i>ε</i>)	3.0 ^[17]
Energy gap at 300 K (<i>E</i> _g)	1.9 eV (experimental value, see Fig. 2(a))
Electron affinity (χ)	3.5 eV ^[17]
Electron mobility (μ_n)	$1 \times 10^{-4} \text{ cm}^2/(\text{V} \cdot \text{s})$
Hole Mobility (μ_{p})	$5 \times 10^{-4} \text{ cm}^2/(\text{V} \cdot \text{s})$
Acceptor concentration (N_A)	$2 \times 10^{17} \mathrm{cm}^{-3[31]}$

kept in an annealing chamber for 1 h at 80 $^\circ C$ to remove the solvent.

2.2. Thin film characterizations and OFETs measurement

The UV visible absorption spectra of P3HT thin films over indium thin oxide (ITO) coated glass were measured by a UV–Vis. spectrophotometer from PerkinElmer, Germany (model no. Lamda 25). The morphologies of P3HT films on SiO₂/Si substrate were performed using atomic force microscopy (AFM) (NT-MDT, Russia model Pro 47). All electrical measurements of OFETs were conducted under ambient conditions using an HP semiconductor parameter analyzer (Model No. 4145B) from Hewlett-Packard, USA.

The transfer ($I_{DS}-V_{GS}$) characteristics were extracted at a different drain-to-source voltage (V_{DS}); these were –15, –30, –45, –60 V voltages. The gate to source voltage (V_{GS}) was swept from +20 to –40 V by step of 1 V. To calculate threshold voltage $I_{DS}^{1/2}$ vs V_{GS} was plotted and extrapolated on V_{GS} axis for $V_{DS} = +15$ V. A positive value shows that the device was performing in depletion mode. The C_{ox} capacitance of per unit area was measured as 10 nF/cm.

3. TCAD based OTFT device modeling and numerical simulation

3.1. Device simulation using ATLAS Technology Computer aided design (TCAD) Simulator

For modeling and simulation, the ATLAS device simulator has been opted for^[16]. For technology computer aided design (TCAD)-based simulation we used Silvaco's ATLAS device simulator to use the charge carrier continuity equation, Poisson's semiconductor device equation^[22–28] and drift diffusion model^[22–28] to simulate electrical characteristics of the given device. For simulating the electrical characteristics of the OTFT we created the similar device structure in the DeckBuild window, as shown in Fig. 1, with the same device dimensions as in the case of the fabricated device.

3.2. Material parameters for TCAD based numerical simulation of P3HT based OTFTs

In this paper, P3HT is the semiconductor material used as channel of the OTFT. The material parameters for P3HT used in the TCAD simulation are listed in Table 1 as given below.

$$p = N_{\rm C} \exp\left(\frac{E_{\rm F} - E_{\rm C}}{kT_{\rm L}}\right), \quad p = N_{\rm V} \exp\left(\frac{E_{\rm V} - E_{\rm F}}{kT_{\rm L}}\right).$$
 (1)

r

Table 2. DOS parameter for PSHT-based OTFT.		
Parameter	Value	
NTA	$1.0 \times 10^{12} \mathrm{cm}^{-3}/\mathrm{eV}$	
NTD	$1.0 \times 10^{12} \text{cm}^{-3}/\text{eV}$	
NGA	$1.0 \times 10^{16} \text{cm}^{-3}/\text{eV}$	
NGD	$1.0 \times 10^{12} \text{cm}^{-3}/\text{eV}$	
EGA	0.5 eV	
EGD	0.7 eV	
WTA	0.5 eV	
WTD	0.7 eV	
WGA	0.4 eV	
WGD	0.1 eV	

Table 2. DOS parameter for P3HT-based OTFT.

As shown in Eq. (1), $N_{\rm C}$ and $N_{\rm V}$ directly affect the electrons and holes concentrations i.e. n and p. $E_{\rm F}$ is Fermi level and $E_{\rm C}$ is minimum energy of conduction band and $E_{\rm V}$ is maximum energy of valance band. $T_{\rm L}$ is temperature as typically 300 K and k is the Boltzmann constant. Here acceptor concentration is doping concentration. When doping concentration is increased, the drain current also increases.

3.3. Defect density of states (DOS)

In disordered organic semiconductor material various defects states are present in the band gap that trap the charge carrier. So we have included energy distribution of defect states also. The total density of defect states (DOS) g(E) also governs the properties of OTFTs, is modeled as consisting of four constituents, i.e a donor-like exponential band tail function $g_{TD}(E)$, an acceptor like exponential band tail function $g_{TA}(E)$, a donor like Gaussian deep state function $g_{GA}(E)$, where E is the trap energy. Its energy distribution definition is essential to acquire exact electrical property. The subscripts T stands for tail, G stands for Gaussian, A stands for acceptor and D stands for donor.

$$g(E) = g_{TA}(E) + g_{TD}(E) + g_{GA}(E) + g_{GD}(E),$$
 (2)

$$g_{\text{TA}}(E) = \text{NTA} \exp \frac{E - E_{\text{C}}}{\text{WTA}},$$
 (3)

$$g_{\text{TD}}(E) = \text{NTD} \exp \frac{E_{\text{V}} - E}{\text{WTD}},$$
 (4)

$$g_{\rm GA}(E) = {\rm NGA} \exp\left[-\left(\frac{{\rm EGA}-E}{{\rm WGA}}\right)^2\right],$$
 (5)

$$g_{\rm GD}(E) = \text{NGD} \exp\left[-\left(\frac{E - \text{EGD}}{\text{WGD}}\right)^2\right].$$
 (6)

NTA and NTD denote edge intercept densities of valence and conduction band with exponential tail distribution. Its characteristic decay energy is WTA and WTD. NGA and NGD denote total density of state with Gaussian distribution and its peak energy distributions are EGA and EGD, respectively. Its characteristic decay energy is WGA and WGD.

Table 3. Double peak DOS parameter for P3HT.

Parameter	Value
NIA	$1.0 \times 10^{14} \mathrm{cm}^{-3}/\mathrm{eV}$
NA	$1.0 \times 10^{15} \mathrm{cm}^{-3}/\mathrm{eV}$
NID	$1.0 \times 10^{14} \mathrm{cm}^{-3}/\mathrm{eV}$
ND	$5.0 \times 10^{14} \mathrm{cm^{-3}/eV}$
EA	0.5 eV
ED	0.7 eV

 $f_{t_{TA}}(E, n, p) =$

$$\frac{v_{\rm n} \text{sigtae} \, n + v_{\rm p} \text{sigtah} \, n_{\rm i} \exp \frac{E_{\rm i} - E}{kT}}{v_{\rm n} \, \text{sigtae} \left(n + n_{\rm i} \exp \frac{E - E_{\rm i}}{kT} \right) + v_{\rm p} \text{sigtah} \left(p + n_{\rm i} \exp \frac{E_{\rm i} - E}{kT} \right)},$$
(7)

$$f_{t_{GA}}(E, n, p) = \frac{v_{n} \text{siggae} n + v_{p} \text{siggah} n_{i} \exp \frac{E_{i} - E}{kT}}{v_{n} \text{siggae} \left(n + n_{i} \exp \frac{E - E_{i}}{kT}\right) + v_{p} \text{siggah} \left(p + n_{i} \exp \frac{E_{i} - E}{kT}\right)}.$$
(8)

 $f_{t_{TA}}(E,n,p)$ and $f_{t_{GA}}(E,n,p)$ are the ionization probabilities with tail and Gaussian distribution for acceptor DOS. Similarly, $f_{t_{TD}}(E,n,p)$ and $f_{t_{GD}}(E,n,p)$ can be defined as ionization probabilities with tail and Gaussian distribution for donor DOS. Siggae is the capture cross-section of electron in Gaussian distribution and sigtae is the capture cross-section for electron in tail distribution. Siggah and sigtah are the captured cross-sections of the hole as Gaussian and tail distributions, respectively. These parameters are for acceptor states. Siggde sigtde, siggdh and sigtdh are the equivalents for donor states. Here n_i denotes intrinsic carrier concentration. v_p and v_n denote the thermal velocity of hole and electrons.

3.4. Double peak density of state (DOS)

There are two types of defect distribution models. The first model is defined as a double peak Gaussian distribution. The second model is defined with density and a characteristic temperature. Here we consider first model.

$$g_{A}(E) = \frac{NIA}{\sqrt{2\pi} \text{ sigmaia}} \exp\left[-\frac{(E - E_{C})^{2}}{2 \text{ sigmaia}^{2}}\right] + \frac{NA}{\sqrt{2\pi} \text{ sigmaa}} \exp\left[\frac{(E - E_{C} + EA)^{2}}{2 \text{ sigmaa}^{2}}\right],$$
(9)

$$g_{\rm D}(E) = \frac{\rm NID}{\sqrt{2\pi} \text{ sigmaid}} \exp\left[-\frac{(E_{\rm V} - E)^2}{2 \text{ sigmaid}^2}\right] + \frac{\rm ND}{\sqrt{2\pi} \text{ sigmad}} \exp\left[\frac{(E_{\rm V} - E + ED)^2}{2 \text{ sigmad}^2}\right].$$
(10)

The total intrinsic density is shown as NID for donor traps and NIA for acceptor traps. Total density is denoted as ND for the donor and NA for the acceptor. The difference between intrinsic and doping energy is EA and ED, EA for acceptor trap and ED for donor traps. Sigmaia is the width of Gaussian distribution of intrinsic acceptor traps. Similarly, Sigmaa is the

S Dadhich et al.: Fabrication, characterization, numerical simulation and compact modeling

Table 4. Hopping mobility model parameters of P3HT.

Parameter	Value
β _{n_hop}	1.6
γn_hop	$2.0 \times 10^8 \mathrm{cm}^{-1}$
V _{0n_hop}	$4.0 \times 10^{11} \text{Hz}$
$\beta_{p_{hop}}$	1.7
γ _{p_hop}	$9.0 \times 10^8 \mathrm{cm}^{-1}$
V _{0p_hop}	$1.0 \times 10^{12} \text{Hz}$

width of Gaussian distribution of the dopant for acceptor traps. Sigmaid and sigmad are the same for donor traps. Here, parameters for captured cross-sections charge are also defined. Sigae defines the capture cross-section of the electron for acceptor traps. Sigah defines the capture cross-section of the hole for acceptor traps. Similarly, Sigde and sigdh are related to donor traps. For P3HT device modelling the values are shown below.

3.5. Hopping mobility model

The hopping mobility model is based on charge generation and recombination. Here μ_{n_hop} and μ_{p_hop} is the effective mobility of electrons and holes. The Eq. (11) is related to electrons. Here V_{0n_hop} is frequency of attempts to jump an electron in the conduction band and g_a (*E*) is the density of state (DOS) for the acceptor-like conduction band. β_{n_hop} is percolation constant, γ_{n_hop} is 1/carrier localization radius. Similarly, in Eq. (12) subscript p stands for holes and all these parameters corresponding to previous description and g_d (*E*) is the density of state (DOS) for the donor-like valance band.

$$\mu_{n_hop} = \frac{qV_{0n_hop}}{kT} \left[\int_{-\infty}^{E_{rrn}} g_a(E) dE \right]^{-2/3} \\ \times \exp\left\{ -2 \left(\frac{3\beta_{n_hop}}{4\pi} \right)^{1/3} \gamma_{n_hop} \left[\int_{-\infty}^{E_{rrn}} g_a(E) dE \right]^{-1/3} \right\},$$
(11)

$$\mu_{p_hop} = \frac{qV_{0p_hop}}{kT} \left[\int_{-\infty}^{E_{rr_n}} g_d(E) dE \right]^{-2/3} \\ \times \exp\left\{ -2 \left(\frac{3\beta_{p_hop}}{4\pi} \right)^{1/3} \gamma_{p_hop} \left[\int_{-\infty}^{E_{rr_n}} g_d(E) dE \right]^{-1/3} \right\}.$$
(12)

3.6. Poole-Frenkel mobility model

The Poole–Frenkel mobility model depends on charge movement. It is described by Eqs. (13) and (14).

$$\mu_{n_pf}(E) = \mu_{n0} \exp\left[\left(\frac{\beta_{n_pf}}{kT_{neff}} - \gamma_{n_pf}\right)\sqrt{|E|} - \frac{\delta_{n_pf}}{kT_{neff}}\right],$$
 (13)

$$\mu_{p_pf}(E) = \mu_{p0} \exp\left[\left(\frac{\beta_{p_pf}}{kT_{peff}} - \gamma_{p_pf}\right)\sqrt{|E|} - \frac{\delta_{p_pf}}{kT_{peff}}\right].$$
 (14)

In these equations effective mobility of negative and positive charges is μ_{n_pf} and μ_{p_pf} , respectively. Here μ_{n0} is the zero field electron mobility, μ_{p0} is the zero field hole mobility, δ_{p_pf} , δ_{n_pf} are activation energy for holes and electrons. β_{n_pf} and β_{p_pf} denote the Poole–Frenkel factor for electron and hole, respectively. Net effective temperatures are T_{peff} and

Table 5. Pool-Frenkel mobility model parameter for P3HT-based OT-FT

-	
Parameter	Value
δ _{n_pf}	$6.524 \times 10^{-5} \mathrm{eV}$
$\beta_{n_{p_{f}}}$	$1.243 \times 10^{-2} \mathrm{eV}(\mathrm{cm/V})^{1/2}$
γ _{n_pf}	$1.545 \times 10^{-5} (\text{cm/V})^{1/2}$
$\delta_{p_{p_{f}}}$	$1.792 \times 10^{-2} \mathrm{eV}$
$\beta_{p_{p_{f}}}$	$7.758 \times 10^{-5} \text{ eV}(\text{cm/V})^{1/2}$
γ _{p_pf}	$1.807 \times 10^{-5} (\text{cm/V})^{1/2}$
Interface charge (<i>Q</i> _f)	$1 \times 10^{10} \mathrm{cm}^{-2}$



Fig. 2. (Color online) (a) UV –Vis spectra of P3HT thin film on glass $[(ahv)^2$ versus hv plot has been shown in the inset] and (b) AFM image of P3HT thin film on the SiO₂/Si substrate.

 T_{neff} for holes and electrons respectively. In this modelling interface charge (Q_{f}) between insulator and semiconductor is essential to describe the characteristics of device. It also describes the recombination velocity at the interface surface.

In this modeling we use two different mobility models so the net resultant mobility is $\frac{1}{\mu_{\text{effective}}} = \frac{1}{\mu_{\text{hopping}}} + \frac{1}{\mu_{\text{pf}}}$.

4. Result and discussions

Fig. 2(a) shows the UV–Vis absorption spectra of the P3HT thin film coated on the cleaned glass substrate. The high absorption peak at the 458 nm wavelength corresponds to π – π * transition. The absorption spectra also display absorption bands at 613 nm which correspond to π – π stacking, similar to our previously reported paper^[34, 35]. The $(\alpha h\nu)^2$ versus hu plot has been shown in the inset of the Fig. 2(a) from which the band gap of the P3HT has been estimated to be $E_g = 1.9$ eV. The surface morphology of polymer thin film is a very important parameter for studing and understanding the charge transport. We performed the study of the surface morphology of P3HT dissolved in chloroform and coated on

the SiO₂/Si substrate using AFM in tapping mode. The AFM image of P3HT thin film shows the large numbers of tiny crystallites as shown in Fig. 2(b). The fabricated OTFT has a bottomgate bottom-contacts structure as shown in Fig. 1 which is similar to the structure as in Ref. [18]. A 50 nm thick P3HT layer is employed for 50 μ m channel on 300 nm SiO₂ dielectric. A 30 nm thick Au electrode work as the source and drain terminal. The length of contacts is 2 mm. A heavily doped n⁺ Si act as the gate terminal. The width of the device is 2 mm. We created the similar structure as shown in Fig. 1 using ATLASTM commercial device simulator for numerical simulation of the device using the above reported TCAD model for P3HT based OTFTs.

4.1. Discussion on density of state

During the simulation, we have observed the effects of parameters. Here we present the observation with respect to absolute values of all input-output variables. NTD affect the threshold voltage, when it increases, the absolute value of drain current decreases and off region of OTFT increases. WTD also shows the same impact but it also depends on the range of NTD. Now about NTA, it affects the curvature of current output graph but up to a certain limit. Increasing the value of this variable bends the graph but after a critical value, the drain current becomes zero or about to zero. The effect of WTA is also similar but WTA also depends on NTA. Thus the tail distributions of DOS is observed. Despite these, it is also observed that donor parameters play a more effective role than the acceptor parameter. Now we discuss deep distributions. NGD affect the drain current graph at the lower and middle region of the gate voltage. When we increase the value of NGD the drain current of specified region decreases. EGD and WGD show similar effects on drain current graph but partially dependent on NGD. At another side, NGA directly affects the leakage current of the device. When the value of NGA increases, the leakage current also increases. Similarly, EGA and WGA also affect the leakage current but these are partially depended on NGA. Here one more point is noticeable, that captured cross-section charge variables (i.e. sigtae, sigtah, etc.) control the current through the traps. Therefore, the effect of other DOS parameters also increases at higher values of these variables. Because of the increase of the total traps in the cross section area, the drain current increases.

4.2. Discussion on double peak density of state (DOS)

It is observed that single peak distribution of DOS could not fit the model of OTFT. So a double-peak distribution is essential for describing the characteristic of the device. NIA and NA describe the curve of output current graph but not as sharp as the single-peak DOS parameter. NID and ND affect the off region of the device. It controls the point where the current starts to flow, also known as threshold voltage. Similar with single peak DOS, the captured cross-section of charge affects the resultant drain current and the other DOS parameter. As this is double peak distribution, the effects of these parameters show their effect in large region of output current graph.

4.3. Discussion on mobility models

In organic semiconductors (OSCs) two types of charge transport mechanism are there, localized and delocalized. The hopping transport is localized and band transport is deloc-



Fig. 3. The transfer ($I_{DS} - V_{GS}$) characteristics of P3HT-based bottomgate bottom-contact (BGBT) OTFTs. Solid lines show TCAD simulation and symbols show experimentally measured results.

alized transport. The mobility model is initially developed for the inorganic crystalline semiconductor. After rigorous research on OSCs, some other models are also developed for OSCs i.e. multiple trapping and release (MTR), Pool–Frenkel, and remote phonon scattering. In this work, Pool–Frenkel and hopping mobility model are considered. The Pool–Frenkel mobility model has six parameters for the electron and hole. In the simulation, it is observed that hole parameters affect the output most and electron parameters do not affect the output as much. When δ_{p_pf} decreases 10^{-2} to 10^{-5} , drain current increases. When β_{p_pf} decreases 10^{-5} to 10^{-11} , drain current decreases. This model strongly depends on electric field. So it shows a convergence problem many times. For double peak DOS it is essential to define hopping mobility model.

4.4. Verification and parameter extraction

The electrical characterization of the considered device has been performed and we got the experimental data from the measured transfer and output characteristics of the fabricated device. Here we have also simulated the electrical behaviour of this device. The transfer ($I_{DS}-V_{GS}$) characteristic was extracted at 4 points of drain voltage, these were –15, –30, –45, –60 V voltages for both the cases ie in measurement as well as in TCAD simulation. The gate voltage was swept from +20 to –0 V by the step of 1 V. The comparison of the transfer ($I_{DS}-V_{GS}$) characteristics obtained from the TCAD simulation and experimental measurement are shown in Fig. 3.

In this OTFT leakage current is about 2 nA. The dielectric thickness influences the leakage current. In this OTFT dielectric thickness is greater than usual so leakage is higher. The gate leakage current also depends on traps and flows in opposite direction to the main I_{DS} current.

The output $(I_{DS}-V_{DS})$ characteristic was also extracted like this for both cases, i.e. in measurement as well as in TCAD simulation. The gate voltage was fixed at six points +10, 0, -10, -20, -30, -40 V voltages. The drain voltage was swept from 0 to -60 V by step of 1 V. The comparison of the measured and simulated output characteristics $(I_{DS}-V_{DS})$ is shown in Fig. 4. The maximum drain current depends on charge carrier doping concentration. When doping concentration increases the drain current also increases. Mobility of holes and electrons also affect the output drain current. The resultant mobility of charges, which is calculated by mobility model, plays a key role in device performance. The device structure and W/L



Fig. 4. (Color online) The output $(I_{DS}-V_{DS})$ characteristics of P3HTbased bottom-gate bottom-contact (BGBT) OTFTs. Solid lines showing TCAD simulation and symbols showing experimentally measured results.

Table 6. Performance parameters of simulated P3HT based OTFTs.

Parameter	Simulated Experimented	
C _{ox} (nF/cm ²)	11.5	10
<i>V</i> _t (V)	14	15
<i>G</i> _m (S)	1.48×10^{-9}	1.61 × 10 ⁻⁹
µ _{lin} (cm²/(V·s))	5.36×10^{-5}	6.70 × 10 ⁻⁵
$\mu_{\rm sat}$ (cm ² /(V·s))	5.20×10^{-4}	1.85 × 10 ⁻⁴
SS (V/dec)	14.61	11.29
I _{on} /I _{off}	103.52	84.69

also affect the device characteristic. Increase in width of OT-FT increases the charge transport while an increase in length of channel decreases the charge transport.

About the performance parameter, usually seven parameters describe the performance, which is shown in Table 6. Here C_{OX} is gate capacitance per unit area. It depends on the dielectric constant of the insulator and its thickness.

$$C_{\rm OX} = \frac{\varepsilon_{\rm OX}}{T_{\rm OX}}.$$
 (15)

The threshold voltage defines the voltage point where the majorly currents start to flow. The formulas for drain currents are as, Eq. (16) is for linear region and Eq. (17) for saturation region

$$I_{\rm DS} = \mu_{\rm p} C_{\rm ox} \frac{W}{L} \left[(V_{\rm GS} - V_{\rm T}) V_{\rm DS} - \frac{V_{\rm DS}^2}{2} \right], \tag{16}$$

$$I_{\rm DS} = \frac{1}{2} \mu_{\rm p} C_{\rm ox} \frac{W}{L} \left(V_{\rm GS} - V_{\rm T} \right)^2, \tag{17}$$

$$\sqrt{I_{\rm DS}} = \sqrt{K} \left(V_{\rm GS} - V_{\rm T} \right). \tag{18}$$

So Eq. (17) can be written as Eq. (18) and here according standard notation, \sqrt{K} is slope and V_T is intersecting point on *x*-axis^[19]. The $(I_{DS})^{1/2} - V_{GS}$ characteristics of OTFT is shown in Fig. 5, from which threshold voltage is calculated from the plot of $\sqrt{I_{DS}}$ vs V_{GS} values and best fit a line to the curve and extrapolate it on *x*-axis. Thus, we get intersect point as V_T = 14 V. The sub-threshold slope defines the control of drain current through gate voltage. It shows minimum gate voltage



Fig. 5. The $(I_{DS})^{1/2} - V_{GS}$ characteristics of OTFT.

value to change one-decade drain current. It is calculated as an inverse of maximum slope of $\log I_{\rm D}$ vs $V_{\rm G}$ curve^[20].

$$SS = \left(\frac{dlog(I_{DS})}{dV_{GS}}|_{max}\right)^{-1}.$$
 (19)

Transconductance is the effect of gate voltage on drain current. According to its definition, it represents an effect on output of input voltage. So it can also be estimated by the first derivative of I_D-V_G plot^[21].

$$G_{\rm m} = \frac{\partial I_{\rm DS}}{\partial V_{\rm GS}}.$$
 (20)

Now Eq. (16) can be written as a standard liner equation with slope '*m*' and intersect on *y*-axis as '*c*'.

$$I_{\rm DS} = \left(\mu_{\rm p}C_{\rm ox}\frac{W}{L}V_{\rm DS}\right)V_{\rm GS} - \left\{V_{\rm DS}\left[\mu_{\rm p}C_{\rm ox}\frac{W}{L}\left(V_{\rm T} + \frac{V_{\rm DS}}{2}\right)\right]\right\},$$
 (21)

$$I_{\rm DS} = (m) V_{\rm GS} + [-C].$$
 (22)

So by a graphical method slope it can be calculated by first derivative of I_{DS} vs V_{GS} graph and it is equal to m. The slope is already calculated as G_m . So

Slope =
$$\frac{\partial I_{\rm DS}}{\partial V_{\rm GS}} = G_{\rm m} = \left(\mu_{\rm p}C_{\rm ox}\frac{W}{L}V_{\rm DS}\right).$$
 (23)

The carrier mobility in linear region is calculated as Eq. (18), it is also used by Swati Singh *et al.* ^[21].

$$\mu_{\rm lin} = \frac{LG_{\rm M}}{WC_{\rm OX}V_{\rm DS}}.$$
 (24)

Thus, carrier mobility in the saturation region is also calculated from Eq. (17), (18) and with help of slope extraction.

$$\sqrt{K}$$
 = Slope = $\frac{d\sqrt{I_{DS}}}{dV_G} = \sqrt{\frac{1}{2}\mu_p C_{ox}\frac{W}{L}}$, (25)

$$\mu_{\text{sat}} = \frac{2L}{WC_{\text{OX}}} \left(\frac{d\sqrt{I_{\text{DS}}}}{dV_{\text{G}}}\right)^2.$$
(26)

So carrier mobility in the saturation region is calculated as Eq. $(26)^{[20]}$. The results are tabulated in Table 6. Now, about I_{on}/I_{off} ratio, this is maximum to minimum current ratio.



Fig. 6. (Color online) Different structure configurations of OTFT. (a) Bottom-gate bottom-contact. (b) Bottom-gate top-contact. (c) Top-gate bottom-contact. (d) Top-gate top-contact.

It represents switching capability. It depends on leakage current and maximum drive current. The higher ratio is good for transistor, but in sensors, it also depends on sensitivity of device and material. All calculated values are compared in the table below.

5. Comparison of various structures of P3HTbased OTFTs

The semiconductor is the core of the transistor. In different structures, the OSC layer interacts with other material layers and these phenomena affect the charge injunction as well as the charge transport. When a metal layer deposits on the organic semiconductor layer, during the interaction some charge transfer occurs to align the Fermi levels of semiconductor and metal. These charge combination create a potential barrier at the interface. It is known as the Schottky barrier. The charge transportation across the barriers affects the resulted drain current. Therefore, performance of different structures varies. The interaction of the organic semiconductor with substrate material also affects the charge transport. So this effect differentiates the performance of top gated device to bottom gated device. To observe these theoretical effects on OT-FT we decide to simulate other structures also. The previous model is successfully examined with experimented data of P3HT-based BGBC OTFTs. To observe the effects of structures on output characteristic, three additional structures are also simulated, i.e. bottom-gate top-contact (BGTC), top-gate bottom-contact (TGBG) and top-gate top-contact (TGTC). These structures are shown in Fig. 6. The comparison of performance parameter is tabulated in Table 7. All the dimensions of structure are the same only the sequence of the layers is changed.

The selection of geometry depends on required application. The BGTC has good metal-semiconductor interface so it exhibits high performance. Generally, it is used for research to analyse the characteristic of new materials. On the other hand, BGBC structure is more suitable for practical applications. It has lower device performance but it is suitable for fab-

Table 7. Performance parameters comparison of four structures of P3HT-based OTFT.

Parameter	BGBC	BGTC	TGBC	TGTC	
<i>V</i> _t (V)	14	13	18	16	
<i>G</i> _m (S)	$1.49 imes 10^{-9}$	2.60×10^{-9}	2.90 ×10 ⁻⁷	3.10 × 10 ⁻⁶	
μ_{lin} (cm ² /(V·s))	$5.36 imes 10^{-5}$	$9.42 imes 10^{-5}$	1.05×10^{-2}	1.12×10^{-1}	
$\mu_{\rm sat}$ (cm ² /(V·s))	$5.20 imes10^{-4}$	$1.53 imes 10^{-3}$	2.19×10 ⁻²	$8.73 imes 10^{-3}$	
SS (V/dec)	14.61	6.3	2.52	2.29	
I _{on} /I _{off}	1.03×10^{2}	$9.25 imes 10^{2}$	7.50×10^{1}	2.23 ×10 ²	

rication. TGBC is feasible solution for large area printing.

5.1. Discussion on output characteristics

The developed model is used to simulate structures and I-V characteristics ie $I_{DS}-V_{GS}$ and $I_{DS}-V_{DS}$ characteristics of the OTFTs in all four configurations. From the I-V characteristic of the OTFTs the performance parameters of the OTFTs are calculated and compared.

5.1.1. Bottom gate bottom contact (BGBC)

The *I–V* characteristic of BGBC structure is shown in Fig. 7. As previously discussed, BGBC has lower performance. So in output characteristics, it can be easily observed that BG-BC has the lowest drain current among the various configurations. It implies, that the structure is feasible for sensors, displays and biodegradable circuits. During this simulation it is observed that in BGBC structure, the drain current exponentially increases at high voltage. The saturation level is missing till the high voltage level. In the $I_{DS}-V_{GS}$ plot, it is observed that the mobility of charge carrier in the high voltage region is higher than lower voltage.

5.1.2. Bottom gate top contact (BGTC)

Fig. 8 shows the *I–V* characteristics of BGTC structure. The BGTC structure has better carrier injection. The characteristics imply that it has higher charge carrier mobility. In this graph the maximum drain current is almost double than BG-BC. The simulation shows that the structure has lower leakage current and better on-off ratio. In this structure, the OSC layer deposits on smooth surface of dielectric layer. On the oth-



Fig. 7. (Color online) I–V characteristic of BGBC structure. (a) Transfer characteristics. (b) Output characteristics.



Fig. 8. (Color online) I–V characteristic of BGTC structure. (a) Transfer characteristics. (b) Output characteristics.



Fig. 9. (Color online) I–V characteristic of TGBC structure. (a) Transfer characteristics. (b) Output characteristics.

er hand, bottom contact structure has staggered the OSC layer that decreases interface charges between contacts and the semiconductor. Therefore, the top-contact device performs better than the bottom-contact device.

5.1.3. Top gate bottom contact (TGBC)

Fig. 9 shows the *I–V* characteristics of TGBC structure. The main difference in this structure is that OSC layer interacts with substrate layer. So the number of traps increases and it affect the charge carriers contributing in charge transport. Thus, the charge mobility is higher than the bottom-gated device. The traps affect drain current positively. In $I_{DS}-V_{GS}$ graph, it can easily be observed that drain current slowly saturates. The maximum drain current is much higher than bottom gate structures. The mobility is also highly af-

fected due to traps. All the properties signify that this structure is suitable for printing.

5.1.4. Top gate top contact (TGTC)

Fig. 10 shows the *I–V* characteristics of TGTC structure. In this structure, the OSC and substrate interacts in large area. So in this case the number of traps increases and it affect the charge carriers available for charge transport. The OSC is also placed on one plane rather than staggered. The contacts also inject more charge for charge transport. Therefore, we are able to get more drain current in the TGTC structure as compared to the other structures and the output is better than TG-BC. But it has greater leakage current than BGTC so the on–off current ratio is less than BGTC. The mobility in this structure is also the highest. The saturation region is also sharp



Fig. 10. (Color online) I–V characteristic of TGTC structure. (a) Transfer characteristics. (b) Output characteristics.

due to increased traps. This structure is better for switching applications.

After simulation, it is observed that among these four structures top-contact structures shows higher drain current. The performance is varying due to metal-OSC interface layer resistance. The second cause is increment in traps between OSC and substrate. This justifies that layer design affects the performance of OTFTs and channel formation is also affected by structure configuration.

5.2. Discussion on performance parameter

The performance parameters describe its characteristics on some scale. Here six parameters are extracted and compared in Table 7. The BGTC structure has the best on-off ratio. The threshold is nearby each other. The charge carrier response is the highest in TGTC, it can be estimated by mobility. The sub-threshold voltage also defines the minimum voltage required to change the drain current to 10 times. So TGTC also has a good response ratio. The leakage current of TGTC is an issue for lagging in performance of the TGTC structure. It can be considered as a future work to minimize leakage current.

6. Compact modeling, model parameter extraction & compact model verification

6.1. Compact modeling

To address the various physical phenomenon of the OT-FT device, the compact modelling is needed to understand in a wider form with respect to all OTFT devices by incorporating device physics and their operation by defining various device parameters such as charge carrier (holes in our case) accumulation mode, the exponential density of states (DOS), parasitic resistance caused due to non-linearity, source/drain contacts without junction isolation, dependence of mobility on electric field (*E*) and temperature (T)^[20, 28–39]. Since the OT-FT device is mainly operated in the accumulation region, a unique and robust model i.e., universal organic TFT (UOTFT) model with the accurate implementation of UCCM^[20] has been used in this work to validate our experimental results due to various key features of this model^[28–32] for which the equivalent circuit is given in Fig. 11.

The charge accumulation in n-channel OTFT per unit area at zero-channel potential $(-Q_{acc})_o$ is calculated by the help of solution of the UCCM equation^[28–32] given by the following equations.



Fig. 11. Equivalent circuit of UOTFT model^[31, 38].

$$(-Q_{\rm acc})_{\rm o} = C_i V_{\rm gse}, \qquad (27)$$

$$V_{\text{gse}} = V_0(7) \ln \left[1 + \frac{e^{u+1}}{1 + k(u+2)\ln(1 + e^{u+1})} \right], \quad (28)$$

where
$$u = \frac{V_{gs} - V_T(T)}{V_0(T)}, \quad C_i = \epsilon_0 \frac{\epsilon_r}{t_i},$$
 (29)

where symbols have their usual meaning and more information can be found in Refs. [31, 32]. P-channel OTFT equations can be obtained by direct change in voltage, charge polarity and current.

6.1.1. Effective channel mobility

٧

According to the results of percolation theory^[28–33], effective channel mobility is expressed in the UOTFT model as:

$$\mu_{C} = \mu_{\text{eff}} \left(\frac{(-Q_{\text{acc}})_{0}}{C_{i} V_{\text{acc}}} \right)^{a}, \tag{30}$$

where symbols have their usual meaning and more information can be found in Ref. [31]. The power-law dependence of the mobility on carrier concentration is defined by the temperature-dependent model parameter *a*.

6.1.2. Intrinsic drain-source current

Drain–source current of intrinsic transistor due to charge carriers accumulated in the channel is defined by general interpolation expressions^[28–32, 39]

$$I_{\rm ds}^{\rm acc} = G_{\rm ch} V_{\rm dse}, \qquad (31)$$

$$V_{\rm dse} = \frac{V_{\rm ds}}{\left[1 + \left(\frac{G_{\rm ch}V_{\rm ds}}{I_{\rm sat}\left(1 + \lambda V_{\rm ds}\right)}\right)^m\right]^{\frac{1}{m}}}.$$
 (32)

10 Journal of Semiconductors doi: 10.1088/1674-4926/42/7/074102

The effective channel conductance in the linear region G_{ch} is obtained in the following way:

$$G_{\rm Ch} = \frac{G_{\rm ch0}}{1 + G_{\rm ch0}R_{\rm ds}},\tag{33}$$

$$G_{\rm ch0} = \frac{W_{\rm eff}}{L_{\rm eff}} \mu_{\rm c} (-Q_{\rm acc})_0. \tag{34}$$

The drain saturation current I_{sat} is determined by the following formula:

$$I_{\rm sat} = G_{\rm ch} V_{\rm sat}, \tag{35}$$

where $V_{\rm sat}$ is the saturation voltage obtained as:

$$V_{\text{sat}} = \frac{a(T)}{C_i} \left[\frac{(-Q_{\text{acc}})_0}{\gamma + 2} + \frac{C_i V_0(T)}{\gamma + 1} \right],$$
 (36)

with *a* being the temperature dependent model parameter, where symbols have their usual meaning and more information can be found in Refs. [31, 33]. The total intrinsic drain to source current is given by following:

$$I_{\rm ds} = I_{\rm ds}^{\rm acc} + I_{\rm ds}^{\rm leak}, \qquad (37)$$

where I_{ds} is total current and I_{ds}^{acc} is accumulated current and I_{ds}^{eak} is leakage current given by^[31, 32]

$$I_{ds}^{leak} = \frac{W_{eff}}{L_{eff}} \left\{ I_{OL} \left(T \right) \left[exp \left(NDSL \frac{V_{ds}}{V_{th}} \right) - 1 \right] exp \left(-NGSL \frac{V_{gs}}{V_{th}} \right) + \sigma_0 V_{ds} \right\},$$
(38)

where l_{OL} is the temperature-dependent leakage saturation current model parameter, NDSL and NGSL are the drain and gate bias non-ideality factors, respectively, σ_0 is the model parameter representing the zero bias drain source sheet conductivity and $V_{\rm th}$ is the thermal voltage at device operating temperature.

6.2. Comparison of experimental characteristic and compact model-based simulated characteristics

In this section we compared the OTFT compact modelling results with the experimental results. Fig. 12(a) shows the comparison of transfer characteristics obtained from experimentally measured data & compact model based simulated characteristic of P3HT-based BGBC OTFT. The transfer characteristics are obtained by varying the gate to source voltage (V_{GS}) from 20 to -60 V keeping drain voltage constant at -15, -30, -45, and -60 V.

Fig. 12(b) shows the output characteristics obtained from experimentally measured data and compact model based simulated characteristic of P3HT based BGBC OTFT. Output characteristics is obtained by varying the drain to source voltage (V_{DS}) from 0 to -60 V keeping gate to source voltage (V_{GS}) constant at 20, 10, 0, -10, -20, -30, and -40 V. There is very good agreement between experimentally measured and compact model based simulated transfer and output characteristic of P3HT-based BGBC OTFTs.

6.3. Parameter extraction

Extracted OTFT model parameters for P3HT based bottom-gate bottom-contact (BGBC) OTFTs using the UOTFT model are given in Table 8. The extraction process starts with the



Fig. 12. (Color online) (a) Comparisons of transfer characteristics of the experimentally measured data with the compact model-based simulated data. (b) Comparisons of output characteristics of the experimentally measured data with the compact model-based simulated data. Symbols show experimentally measured data and solid line show compact model-based simulated data.

Parameter	Symbol	Unit	Values
The thickness of gate insulator	t _i	m	300 × 10 ⁻⁹
Relative dielectric permittivity of the insulator at gate	ε _r	-	3.37
Relative dielectric permittivity of the semiconductor	ϵ_{sc}	-	3.0
Zero bias threshold voltage	V _T	V	14.57
Trap densitystates Characteristic voltage	V ₀	V	1.92
Characteristic effective accumulation channelmobility	$\mu_{ m eff}$	m²/(V⋅s)	7.14 × 10 ⁻⁷
Characteristic voltage of the effective mobility	V _{acc}	V	9.05
Saturation modulation parameter	a(T)	-	3.25
Output conductance parameter	λ	1/V	0.0
Knee shape parameter	т	-	0.20
Power law mobility parameter	а	-	0.99
Leakage saturation current	I _{OL}	А	3.1 × 10 ⁻⁹
Leakage current gate bias non- ideality factor	NGSL	-	5.34 × 10 ⁻³
Leakage current drain bias non- ideality factor	NDSL	-	3.18 × 10 ⁻⁹
The minimum bulk conductance	σ_0	S	1.20×10^{-12}
Contact Resistance	$R_{\rm S} + R_{\rm D}$	MΩ	262.81

collection of data for $I_{DS}-V_{GS}$ and $I_{DS}-V_{DS}$ characteristic and providing it in the UTMOST I-V data base in.uds format. Fur-

ther simulation of $I_{DS}-V_{DS}$ and $I_{DS}-V_{GS}$ characteristic using the above mentioned compact model and optimization of this characteristic using Levenberg Marquardt optimization technique with respect to experimental data for extraction of model parameters have been performed. Extracted model parameters are listed in Table 8.

6.4. Simulation of logic circuit

The current state of art with respect to organic logic circuit design and implementation is guite challenging in manufacturing point of view, a different n-type material as well as p-type material-based OTFT having different threshold voltage of complementary MOS technology^[36, 37], which is not desirable. Therefore, a different n- and p-type material based complementary logic circuits are still tough to make a place in commercial market. Although a unipolar-based inverter has their own pros and cons. In this paper we have intended to make a modest attempt to realize a practical logic inverter circuit. We applied the above discussed compact model for simple logic circuit simulation based on p-channel P3HT-based OTFTs only. The p-channel zero gate source load (ZGSL) configuration-based inverter circuit^[36–38] has been designed and studied as a part of the compact model validation as shown in Fig. 13(a) which is used for simulation of voltage transfer characteristics (VTC plot) and transient characteristics of the inverter. We choose a unipolar configuration having similar threshold voltage and fixed the channel length of both load and driver OTFT. In the steady state the load current (I_{DL}) and driver current (I_{DD}) are equal. In this circuit top p-channel OTFT ($W = 1000 \ \mu m$, $L = 50 \ \mu m$) with W/L ratio 1000/50 acts as load transistor and bottom p-channel OTFT acts as driver. In the given inverter circuit the load OTFT is always in on condition and depending on the input at driver OT-FT it switches between the ON and OFF condition. When the input voltage is lower than the threshold voltage (more positive than $V_{\rm T}$), the driver OTFT turns off. On the other side, when it is more than the threshold voltage (more negative than $V_{\rm T}$), the driver OTFT turns on. The operation of the inverter also depends on load TFT size relatively with the driver TFT. Fig. 13(b) shows the voltage transfer characteristics (VTC) plot of the inverter circuit under consideration for W/L ratio of 1, 2, 4, 6, 8 and 10 of driver TFT. As the W/L ratio of the driver OTFT increases, its impedance decreases and the transition between high and low states becomes clearer.

When the load OTFT is in saturation (ON) condition, the drain current

$$|I_{\rm DL}| = \beta_{\rm L} \left[\left(|V_{\rm GS}| - |V_{\rm Tp}| \right) - \left(|V_{\rm DD}| - |V_{\rm out}| \right) / 2 \right] \left(|V_{\rm DD}| - |V_{\rm out}| \right).$$
(39)

When input voltage (V_{in}) is zero [for 'p' type-high logic state], the driver OTFT will be 'OFF' and load current is equal to zero. Therefore, using Eq. (39) when $|I_{DL}| = 0$, the above expression changes as

$$|V_{\text{out}}| \cong |V_{\text{DD}}|$$
.

When the V_{in} is -100 V [Low state], the driver is in the saturation state, the drain current is passed into the ground and therefore, $|V_{out}| \cong 0$ V. The low and high logic states used in logic circuit simulation based on P3HT based OTFTs are given in Table 9.

When we entered into 'low' state to 'high' state, the

Table 9. Low and high logic states used in logic circuit simulation based on P3HT based OTFTs.

V _{in} (V)	V _{in} logic state	V _{out} (V)	V _{out} logic state
-100	0 'Low'	0	1 'High'
0	1 'High'	-100	0 'Low'



Fig. 13. (a) A circuit diagram of the inverter circuit used for assessing the simulation results. (b) Voltage transfer characteristics of the inverter circuit shown for different *W/L* ratios of driver OTFT. (c) Transient characteristics of the inverter with driver OTFT has $W = 100 \ \mu m$ and $L = 50 \ \mu m$.

driver OTFT will be go from saturation to deep linear region and gradually it will become less and less conductive, and when it reached to the high state, the driver transistor will be 'OFF'. When the driver goes into the linear regime, (i.e., close to the lower state), sharp fall will be observed. When the driver circuit is in deep triode region (close to high state re-



Fig. 14. (a) Circuit diagram of the three stage ring oscillator circuits. (b) Ring oscillator output waveform.

gion), as V_{out} gradually increases, again the gain will decrease. The transition inverter gain increases as higher the *W/L* of driver OTFT which can also be seen from simulations obtained from UOTFT model as shown in Fig. 13(b). In conclusion, ZGSL configuration provided, higher logic swing and higher will be the gain along with improvement of noise margin of the inverter.

When $|V_{out}| \ge |V_{in}| - |V_{Tp}|$, the driver transistor in saturation regime, the drain current is expressed as

$$|I_{\rm DD}| = \beta_{\rm D}/2(|V_{\rm in}| - |V_{\rm Tp}|)^2.$$
(40)

When the driver OTFT goes into linear regime

$$|I_{\rm DD}| = \beta_{\rm D} \left[\left(|V_{\rm in}| - |V_{\rm Tp}| - |V_{\rm out}| / 2 \right) |V_{\rm out}| \right]. \tag{41}$$

In steady state, $|I_{DD}| = |I_{DL}|$ and relationship between input and output voltage can be obtained using load and driver circuit operational regime. Fig. 13(c) shows the transient response of the inverter with driver OTFT has W = 100 μ m and $L = 50 \mu$ m and load OTFT has $W = 1000 \mu$ m and L =50 μ m.

We also simulated a three stage ring oscillator circuit with the help of extracted compact model parameters and basic inverter circuit discussed above. The three stage ring oscillator circuit is shown in Fig. 14(a) and simulated output waveform is shown in Fig. 14(b). Thus we successfully demonstrated the application of universal organic thin film transistor compact model in design and simulation of p-channel OT-FT based inverter and 3 stage ring oscillator circuit which supports that the compact model is suitable for circuit simulation in order to take care of future needs of organic TFT based integrated circuits.

7. Conclusion

In this paper we presented a TCAD-based model of P3HT-based OTFT using the ATLAS simulator which is validated against experimental data for P3HT based BGBC OTFTs. It includes double peak, tail and deep states of density of states (DOS) for traps to describe the I-V characteristic in both sub threshold and above threshold region of the OTFT. It included Pool-Frenkel and hopping mobility models. Understanding the charge transport with physical phenomenon is useful for optimizing the process of fabrication and device performance. After validation of the TCAD model we simulated three other configurations of the structures, i.e. BGTC, TGBC and TGTC OTFTs and compared them on the basis of six performance parameters of OTFTs. Further we also present compact modeling and model parameter extraction of the P3HTbased OTFT. Compact model has been applied for circuit simulation of p-channel P3HT OTFT-based inverter circuit for simulating its voltage transfer characteristics (VTC plot) and transient characteristics. Compact model performs well for these logic circuit simulations. Also we successfully simulated three stage ring oscillator circuit using the extracted OTFT compact model parameters. It shows that the compact model is suitable for circuit simulation in order to take care of the needs of the future organic TFT based Integrated Circuits.

Acknowledgements

This work is funded by SERB, DST Government of India. The authors are thankful to SERB, DST Government of India for the financial support under Early Career Research Award (ECRA) for Project No. ECR/2017/000179. Mr Shubham Dadhich is thankful for Receiving Junior Research Fellowship (JRF) under this project.

References

- Guo X J, Xu Y, Ogier S, et al. Current status and opportunities of organic thin-film transistor technologies. IEEE Trans Electron Devices, 2017, 64, 1906
- [2] Ding L, Zhao J Q, Huang Y K, et al. Flexible-blade coating of small molecule organic semiconductor for low voltage organic field effect transistor. IEEE Electron Device Lett, 2017, 38, 338
- [3] Jeong J, Kim M, Lee S H, et al. Self-defined short channel formation with micromolded separator and inkjet-printed source/drain electrodes in OTFTs. IEEE Electron Device Lett, 2011, 32, 1758
- [4] Kim S H, Lee S H, Kim Y G, et al. Ink-jet-printed organic thin-film transistors for low-voltage-driven CMOS circuits with solution-processed AlO_x gate insulator. IEEE Electron Device Lett, 2013, 34, 307
- [5] Marien H, Steyaert M S J, van Veenendaal E, et al. Analog building blocks for organic smart sensor systems in organic thin-film transistor technology on flexible plastic foil. IEEE J Solid-State Circuits, 2012, 47, 1712
- [6] Scarpa G, Idzko A L, Münzer A, et al. Low-cost solution-processable organic thin-film transistors for (bio)sensing applications. 2011 IEEE Sensors, 2011, 1581
- [7] Mohamad K A, Alias A, Saad I, et al. All-polymer organic field-effect transistors with memory element. 2012 Third International Conference on Intelligent Systems Modelling and Simulation, 2012, 743
- [8] Xu M L, Guo S X, Xiang L Y, et al. High mobility flexible ferroelectric organic transistor nonvolatile memory with an ultrathin AlO_x interfacial layer. IEEE Trans Electron Devices, 2018, 65, 1113

- [9] Wang A, Kymissis I, Bulovic V, et al. Engineering density of semiconductor-dielectric interface states to modulate threshold voltage in OFETs. IEEE Trans Electron Devices, 2006, 53, 9
- [10] Ramos B, Lopes M, Buso D, et al. Performance enhancement in N-channel organic field-effect transistors using ferroelectric material as a gate dielectric. IEEE Trans Nanotechnol, 2017, 16, 773
- [11] Feng L R, Zhao J Q, Tang W, et al. Solution processed organic thin-film transistors with hybrid low/high voltage operation. J Disp Technol, 2014, 10, 971
- [12] Mizukami M, Oku S, Cho S I, et al. A solution-processed organic thin-film transistor backplane for flexible multiphoton emission organic light-emitting diode displays. IEEE Electron Device Lett, 2015, 36, 841
- [13] Takshi A, Dimopoulos A, Madden J D. Simulation of a low-voltage organic transistor compatible with printing methods. IEEE Trans Electron Devices, 2008, 55, 276
- [14] Jiménez Tejada J A, López Varo P, Cammidge A N, et al. Compact modeling of organic thin-film transistors with solution processed octadecyl substituted tetrabenzotriazaporphyrin as an active layer. IEEE Trans Electron Devices, 2017, 64, 2629
- [15] Saini D, Saini S, Negi S. Modelling and comparison of single gate and dual gate organic thin film transistor. 2016 International Conference on Emerging Trends in Communication Technologies (ETCT), 2016, 1
- [16] TCAD Atlas User's Manual, SILVACO® international, 2018
- [17] Dwivedi A D D, Dwivedi R D, Dwivedi R D, et al. Numerical simulation of P3HT based organic thin film transistors (OTFTs). Int J Microelectron Digit Integr Circuits, 2015, 1, 13
- [18] Tiwari S, Singh A K, Joshi L, et al. Poly-3-hexylthiophene based organic field-effect transistor: Detection of low concentration of ammonia. Sens Actuators B, 2012, 171/172, 962
- [19] Ortiz-Conde A, García Sánchez F J, Liou J J, et al. A review of recent MOSFET threshold voltage extraction methods. Microelectron Reliab, 2002, 42, 583
- [20] Han C Y, Tang W M, Lai P T. High-mobility pentacene organic thin-film transistor with La_xNb_{1-x}O_y gate dielectric fabricated on vacuum tape. IEEE Trans Electron Devices, 2017, 64, 1716
- [21] Singh S, Kumar M. Modeling of on-off current and cutoff frequency in organic thin film transistors. Int J Innov Technol Explor Eng, 2020, 9, 3028
- [22] Vyas S, Dwivedi A D D, Dwivedi R D. Effect of gate dielectric on the performance of ZnO based thin film transistor. Superlattices Microstruct, 2018, 120, 223
- [23] Dwivedi A D D. Numerical simulation and spice modeling of organic thin film transistors (OTFTs). Int J Adv App Phy Res, 2014, 1, 14
- [24] Kumari P, Dwivedi A D D. Modeling and simulation of pentacene based organic thin film transistors with organic gate dielectrics. J Microelectron Solid State Devices, 2017, 4, 13
- [25] Kushwah N S, Dwivedi A D D. Computer modeling of organic thin film transistors (OTFTs) using Verilog-A. J Microelectron Solid State Devices, 2018, 5, 1
- [26] Kumari P, Dwivedi A D D. Numerical simulation and characteriation of pentacene based organic thin film transistors with top and bottom gate configurations. Global J Res Eng, 2019
- [27] Dwivedi A D D, Kumari P. TCAD simulation and performance analysis of single and dual gate OTFTs. Surf Rev Lett, 2020, 27, 1950145
- [28] Dwivedi A D D, Dhar Dwivedi R, Dhar Dwivedi R, et al. Simulation and compact modeling of organic thin film transistors (OTFTs) for circuit simulation. Int J Adv App Phy Res, 2019, 6, 1
- [29] Iñiguez B, Picos R, Veksler D, et al. Universal compact model for long- and short-channel thin-film transistors. Solid-State Electron, 2008, 52, 400
- [30] Estrada M, Cerdeira A, Puigdollers J, et al. Accurate modeling and

parameter extraction method for organic TFTs. Solid-State Electron, 2005, 49, 1009

- [31] Dwivedi A D D, Jain S K, Dwivedi R D, et al. Numerical simulation and compact modeling of low voltage pentacene based OTFTs. J Sci: Adv Mater Devices, 2019, 4, 561
- [32] UTMOST IV and Smart Spice models manual. Silvaco International, Santa Clara, CA, USA, 2018
- [33] Dwivedi A D D, Jain S K, Dwivedi R D, et al. Numerical simulation and compact modeling of thin film transistors for future flexible electronics. Hybrid Nanomater: Flexible Electron Mater, 2020
- [34] Chaudhary V, Kumar N, Singh A K. Solubility dependent trap density in poly (3-hexylthiophene) organic Schottky diodes at room temperature. Synth Met, 2019, 250, 88
- [35] Chaudhary V, Pandey R K, Prakash R, et al. Self-assembled H-aggregation induced high performance poly (3-hexylthiophene) Schottky diode. J Appl Phys, 2017, 122, 225501
- [36] De Vusser S, Genoe J, Heremans P. Influence of transistor parameters on the noise margin of organic digital circuits. IEEE Trans Electron Devices, 2006, 53, 601
- [37] Omar S, Mandal S, Ashok A, et al. Organic inverter: Theoretical analysis using load matching technique. Microelectron Reliab, 2011, 51, 2173
- [38] Huang T C, Fukuda K, Lo C M, et al. Pseudo-CMOS: A design style for low-cost and robust flexible electronics. IEEE Trans Electron Devices, 2011, 58, 141
- [39] Jain S K, Dadhich S, Dwivedi A D D. Numerical simulation based comparative study of P3HT based top contact and bottom contact OTFTs. J Electron Des Technol, 2020, 10, 27



Shubham Dadhich has worked as JRF in SERB, DST funded Project No. ECR/2017/000179. Currently he is pursuing his M. Tech (VLSI) and Ph. D. (dual degree) in the area of Numerical Simulation and Compact Modeling of Organic Thin Film Transistors under the guidance of Dr Arun Dev Dhar Dwivedi.



A. D. D. Dwivedi (M'12–SM'16) has received his Ph.D. degree in Electronics Engineering from IIT BHU Varanasi, India in 2010. Currently he is working as an Associate Professor in School of Electronics Engineering (SENSE), Department of Micro and Nano Electronics at VIT University Vellore, Tamil Nadu- 632014, India. His research interest includes micro and nano electronic devices and circuits, numerical simulation and compact modeling of OT-FTs, metal oxide semiconductor based thin film transistors etc., flexible electronics and optoelectronics.



Arun Kumar Singh Arun Kumar Singh has received his Ph.D. from School of Material Science and technology (SMST), IIT (BHU) Varanasi in 2010. Currently he is working as an Associate Professor in the Department of Pure and Applied Physics at Guru Ghasidas Vishwavidyalay Bilaspur, C.G. India. He has published more than 50 papers in journals and 30 conference papers. His research interest includes conducting polymers, organic electronics etc.