# A 15 Gbps-NRZ, 30 Gbps-PAM4, 120 mA laser diode driver implemented in 0.15- $\mu \mathrm{m}$ GaAs E-mode pHEMT technology 

Ahmed Wahba, Lin Cheng, and Fujiang Lin ${ }^{\dagger}$<br>School of Microelectronics, University of Science and Technology of China, Hefei 230026, China


#### Abstract

This paper presents the design and testing of a 15 Gbps non-return-to-zero (NRZ), 30 Gbps 4 -level pulse amplitude modulation (PAM4) configurable laser diode driver (LDD) implemented in $0.15-\mu \mathrm{m}$ GaAs E-mode pHEMT technology. The driver bandwidth is enhanced by utilizing cross-coupled neutralization capacitors across the output stage. The output transmissionline back-termination, which absorbs signal reflections from the imperfectly matched load, is performed passively with on-chip $50-\Omega$ resistors. The proposed 30 Gbps PAM4 LDD is implemented by combining two 15 Gbps-NRZ LDDs, as the high and low amplification paths, to generate PAM4 output current signal with levels of $0,40,80$, and 120 mA when driving $25-\Omega$ lasers. The high and low amplification paths can be used separately or simultaneously as a 15 Gbps-NRZ LDD. The measurement results show clear output eye diagrams at speeds of up to 15 and 30 Gbps for the NRZ and PAM4 drivers, respectively. At a maximum output current of 120 mA , the driver consumes 1.228 W from a single supply voltage of -5.2 V . The proposed driver shows a high current driving capability with a better output power to power dissipation ratio, which makes it suitable for driving high current distributed feedback (DFB) lasers. The chip occupies a total area of $0.7 \times 1.3 \mathrm{~mm}^{2}$.


Key words: high current drivers; impedance matching; laser diode driver; optical transmitter; NRZ; PAM4; pHEMT technology.
Citation: A Wahba, L Cheng, and F Lin, A 15 Gbps-NRZ, 30 Gbps-PAM4, 120 mA laser diode driver implemented in $0.15-\mu \mathrm{m}$ GaAs E-mode pHEMT technology[J]. J. Semicond., 2021, 42(7), 072401. http://doi.org/10.1088/1674-4926/42/7/072401

## 1. Introduction

There are many modulation schemes that have been studied for different applications in optical communication systems. Non-return-to-zero (NRZ) is widely used due to its simplicity and cost-effectiveness. However, the rapid growth of data traffic has motivated the utilization of other modulation formats with better spectral efficiency. Among them, 4-level pulse amplitude modulation (PAM4) has been adopted for high data rate standards because it doubles the transmission bit rate at the same bandwidth, compared to NRZ binary modulation. The spectral efficiency of the PAM4 modulation scheme comes at the cost of more than a 9 dB SNR penalty due to the reduction of the PAM4 eye height with respect to NRZ. Therefore, PAM4 transmitters are required to deliver a larger output voltage swing to satisfy the same bit error rate (BER) of NRZ. This work demonstrates a dual-mode NRZ/ PAM4 driver circuit for high current directly modulated lasers with minimum hardware overhead.

The design of a laser diode driver (LDD) is considered to be one of the most challenging parts among the whole optical transceiver due to the following reasons: firstly, LDDs must deliver large output currents at high speeds, corresponding to small driving signals. For a large output current, a high driving signal and/or wider output transistors are necessary. The high input capacitance of the wide output transistors dramatically decreases the driver operating speed. Therefore, pre-driver stages must precede the output driver so as to deliver a large output current while displaying a small input ca-

[^0]
#### Abstract

pacitance ${ }^{[1]}$. Secondly, the LDD circuit must employ an output back termination to absorb signal reflections from the laser side when driving commercial laser diodes (LDs) ${ }^{[2,3]}$, due to the imperfect match between the laser impedance and the printed circuit board (PCB) transmission line (TL) impedance. The simplest way to achieve that is to use passive on-chip back termination resistors across the driver output terminals ${ }^{[4-8]}$, as shown in Fig. 1(a). If the value of this resistor exactly equals the TL impedance, the driver will completely absorb all reflected pulses without any further re-reflections to the laser side. However, the modulation current range is reduced by $50 \%$ as half of it is lost in the back-termination resistor. Another method, so-called active back termination (ABT) ${ }^{[2,3,9-12]}$, can absorb the loading reflections without compromising the modulation current range. In this method, shown in Fig. 1(b), $R_{\mathrm{T}}$ is connected between the driver output and the output of a scaled-down replica stage, used to generate an internal estimate of the driver output voltage. Due to the external dc offset of laser diodes, a dc offset cancellation loop circuit is needed to guarantee perfect matching between the dc output voltages of the ABT and the driver ${ }^{[9,12]}$. Under normal operation, no power is wasted in $R_{\mathrm{T}}$, and the modulation current exactly equals the driver tail current. However, this technique needs additional circuitry with extra power and area, and its functionality is degraded at high speeds. Therefore, it is not adopted in this design, and passive back termination resistors are mainly utilized to reduce the physical layout area.

Thirdly, LDDs are power-hungry circuits, especially at high output currents. Therefore, it is highly recommended to reduce the power dissipation of driver circuits to enable the realization of an air-cooled system and simplify the chip




Fig. 1. LDD output stage: (a) with passive back termination, (b) with active back termination.


Fig. 2. (a) $l_{d}$ and $g_{m}$ versus $V_{g s}$ of pHEMT transistor. (b) $f_{\mathrm{t}}$ in terms of $l_{\mathrm{d}}$.
packaging ${ }^{[13]}$
Recently, several attempts with excellent results were reported for high current NRZ driver ICs implemented in various high-speed technologies. Using SiGe BiCMOS technology, an 80 mA laser driver operating at 1.25 Gbps , an 80 mA variable data rate driver ( $155 \mathrm{Mb} / \mathrm{s}$ to 4.25 Gbps ), and a 50 Gbps optical transmitter with 40 mA output current were reported in Refs. [14, 10, 6], respectively. In pHEMT technology, a 10 Gbps modulator driver with $1.8 \mathrm{~V}_{\mathrm{pp}}$ single-ended output voltage and a 100 mA 10 Gbps laser driver with active back termination were proposed in Refs. [15, 9], respectively. On the other hand, the CMOS process can still compete to implement such circuits using broadband techniques like inductive peaking ${ }^{[3,5,12,16-18]}$ and negative impedance converters ${ }^{[4,12,19]}$. These techniques improve the speed, especially when a high driving current capability is required. PAM4 driver ICs were also reported for low current vertical-cavity sur-face-emitting lasers (VCSELs), at $90 \mathrm{Gbps}^{[20]}$ and $56 \mathrm{Gbps}^{[21]}$ in SiGe BiCMOS technology and 25 Gbps in 90 nm CMOS ${ }^{[22]}$, and high current distributed feedback (DFB) laser, at 30 Gbps in the 65 nm CMOS process ${ }^{[11]}$.

This paper reports on the design, fabrication, and testing of a 15 Gbps-NRZ, 30 Gbps-PAM4 high current LDD implemented in a $0.15-\mu \mathrm{m}$ GaAs pHEMT technology. The proposed driver is experimentally verified using a wire-bonded chip-on-board assembly. It can deliver a maximum modulation current of 120 mA to $25-\Omega$ load.

## 2. Technology

The proposed LDD is designed and fabricated using the $0.15-\mu \mathrm{m}$ GaAs E-mode pHEMT process. Besides the $0.15-\mu \mathrm{m}$ E -mode transistor, the process also includes the following elements: PN junction diodes; $50 \Omega /$ sq. tantalum nitride (TaN) thin-film resistors; $150 \Omega$ /sq. active layer resistors; MIM capacitors with a density of $400 \mathrm{pF} / \mathrm{mm}^{2}$; round and square inductors; and two metal layers for interconnecting.

In Fig. 2(a), the variations of the drain current ( $I_{\mathrm{d}}$ ) and transconductance $\left(g_{\mathrm{m}}\right)$ with gate-source voltage $\left(V_{\mathrm{gs}}\right)$ of the pHEMT are shown. The maximum $g_{\mathrm{m}}$ is $1000 \mathrm{mS} / \mathrm{mm}$. The drain current is about $430 \mathrm{~mA} / \mathrm{mm}$ at $V_{\text {gs }}=0.9 \mathrm{~V}$. The typical threshold voltage $\left(V_{t n}\right)$ is 0.3 V . The characteristics of unity gain cutoff frequency $\left(f_{\mathrm{t}}\right)$ in terms of $I_{\mathrm{d}}$ is depicted in Fig. 2(b). It can be seen that the maximum $f_{\mathrm{t}}$ is about 110 GHz . These results are promising enough to produce high-speed drivers that can deliver large output currents.

## 3. Architecture and circuit design

The LDD architecture consists of two two-stage slices, as shown in Fig. 3. Each slice includes a pre-driver followed by an output driver, as schematically depicted in Fig. 4. The circuit is designed in a differential current mode logic (CML) topology due to its high speed and excellent immunity to switching noise, as the supply current is maintained relatively constant ${ }^{[1]}$. The circuit is powered using a single negative supply


Fig. 3. Driver circuit architecture. (a) 15 Gbps-NRZ LDD with 80 mA output current (Slice I is enabled while slice II is disabled). (b) 30 Gbps ( $15 \mathrm{Gbaud} / \mathrm{s}$ ) PAM4 LDD.


Fig. 4. Circuit diagram of the proposed driver.
voltage ( $V_{\mathrm{SS}}$ ) as shown in Fig. 4. A $100-\Omega$ on-chip resistor is used across the output of each slice, producing a $50-\Omega$ output back-termination impedance. Each slice presents a $50-\Omega$ single-ended input impedance using on-chip resistors. The maximum tail currents, $l_{\mathrm{T} 1}$ and $I_{\mathrm{T} 2}$, are 120 and 60 mA , and the corresponding output currents of slice I and slice II, when driving $25-\Omega$ loads, are 80 and 40 mA , respectively. In this design, the cascode current mirror circuits are used to accurately adjust the tail currents due to their low systematic gainerror ${ }^{[23]}$. They also introduce a small output conductance, which improves the common-mode rejection ratio, and consequently, the driver circuit becomes less sensitive to com-mon-mode noise.

The proposed driver can be used in two different functions: firstly, as illustrated in Fig. 3(a), each slice can operate as a stand-alone $15 \mathrm{Gbps}-\mathrm{NRZ}$ LDD with a maximum output current of 80 and 40 mA for slice I and slice II, respectively, when driving $25-\Omega$ lasers. In this case, the NRZ input data is connected to the enabled slice while the other slice is deactivated. The output current can be boosted to 120 mA by simultaneously enabling the two slices and driving them with identical input signals.

Secondly, the circuit can work as a 30 Gbps ( $15 \mathrm{Gbaud} / \mathrm{s}$ )


Fig. 5. Equivalent circuit of an LDD connected to an LD using wirebonded chip-on-board assembly.

PAM4 LDD by combining the two 15 Gbps-NRZ drivers, as shown in Fig. 3(b). According to the possibilities of the most significant bit ( $V_{i, \text { MSB }}$ ) and the least significant bit ( $V_{i, \text { LSB }}$ ), 00, 01,10 , or 11 , the output modulation current will be $0,40,80$, or 120 mA , respectively. With the PAM4 modulation scheme, the transmission bit data rate is doubled at the same bandwidth compared to NRZ binary modulation.

### 3.1. Output impedance match

Fig. 5 illustrates a simple model of an LDD with passive back termination and the LD, where the LDD and the LD are connected using a wire-bonded chip-on-board assembly. Here, $C_{P}$ is the parasitic output capacitance of the driver, $R_{T}$ is the passive back termination resistor, $L$ is the bonding wire inductance, $C_{D}$, and $R_{D}$ are the parasitic capacitance and the equivalent input resistance of the LD, respectively. $I_{T}$ is the tail current of the driver and $I_{M}$ is the modulation current of the LD. $R_{D}$ equals $25 \Omega$ and $C_{D}$ is assumed to be as low as 0.2 pF . The PCB trace is a $25-\Omega$ microstrip $\mathrm{TL}(I=5 \mathrm{~mm})$, designed using Rogers material, which has a relative dielectric constant $\left(\varepsilon_{r}\right)$ of 3.48. In this case, only $C_{D}$ degrades the matching at the laser side, especially at high frequencies. Fig. 6 shows the $25-\Omega S_{22}$ curves, simulated at the LD side, at different $R_{\mathrm{T}}$ and $L$ values. Without $R_{\mathrm{T}}, I_{\mathrm{M}}$ will exactly equal $I_{\mathrm{T}}$, but the maximum $S_{22}$ in the frequency range from 0 to $15 \mathrm{GHz}\left(S_{22, \text { max }}\right)$ is about -0.03 dB , which seriously degrades the waveform fidelity. At perfect matching ( $R_{\mathrm{T}}=25 \Omega$ ), $I_{\mathrm{M}}$ is reduced to $0.5 /_{\mathrm{T}}$ while a better $S_{22}$ performance is obtained especially at low $L$ values. If $R_{\mathrm{T}}$ is somewhat chosen to be greater than $25 \Omega, I_{\mathrm{M}}$ will be larger than $0.5 /_{\mathrm{T}}\left(l_{\mathrm{M}}\right.$ equals $0.667 I_{\mathrm{T}}$ and $0.75 /_{\mathrm{T}}$ when $R_{\mathrm{T}}=50$ and $75 \Omega$, respectively) on the cost of degrading $S_{22}$ at low frequencies. However, $S_{22}$ performance at high frequencies may not be significantly impacted (or even improved) where the driver output impedance, parasitic capacitances, and inductances play a significant role ${ }^{[24]}$. When $L=0,0.5$, and 1 nH , $S_{22, \text { max }}$ values at $R_{T}=25,50$, and $75 \Omega$ are ( $-12.9,-4$, and $-1.2 \mathrm{~dB}),(-7.4,-8.2$, and $-2.1 \mathrm{~dB})$, and ( $-4.9,-6,-2.4 \mathrm{~dB}$ ), re-


Fig. 6. (Color online) $25-\Omega S_{22}$ at different values of $R_{\mathrm{T}}$ and $L$. Line patterns: solid, dashed, and dotted represent the $25-\Omega S_{22}$ curves at $L=0$, 0.5 , and 1 nH , respectively. Line colors: black, blue, red, and green represent the $25-\Omega S_{22}$ curves when $R_{T}=\infty, 75,50$, and $25 \Omega$, respectively. Simulation results are obtained when $C_{P}=0.2 \mathrm{pF}, C_{D}=0.2 \mathrm{pF}$, and $R_{\mathrm{D}}=25 \Omega$.
spectively. At $L=0 \mathrm{nH}, S_{22, \max }$ at $R_{\top}=25 \Omega$ is much lower than $S_{22, \max }$ at $R_{T}=50$ or $75 \Omega$. Whereas, when $L=0.5 \mathrm{nH}$ or 1.0 nH , $S_{22, \max }$ values at $R_{\top}=50$ and $75 \Omega$ are better than the values obtained at perfect matching $\left(R_{\top}=25 \Omega\right)$. These simulation results demonstrate that LDDs must employ output transmission line back-termination to absorb signal reflections from the laser side. A larger $R_{\mathrm{T}}$ values could be used to reduce the waste in $I_{M}{ }^{[8,24]}$, especially when a good matching at the laser side is guaranteed. In the proposed design, a $50-\Omega$ passive on-chip back termination resistor is utilized to balance between suppressing reflections and the loss in modulation current. It is worth mentioning that the TL is preferred to be as short as possible to reduce the insertion loss and propagation delay across it.

### 3.2. Driver circuit design

For any CML circuits in cascade, the single-ended output voltage swing is relatively small, less than $V_{\text {th }}$ peak-to-peak ${ }^{[25]}$, to keep the transistors of the differential pairs in saturation, and consequently guarantee a high-speed operation. In the proposed circuit, the maximum single-ended output voltage of the output driver $\left(V_{o}\right)$ equals $3 \mathrm{~V}_{\mathrm{pp}}$ when the output current is 120 mA . Therefore, a series resistor $\left(R_{\mathrm{si}}\right)$ is utilized in the pre-driver stage as a level shifter that reduces the com-mon-mode output voltage at $V_{\mathrm{Pi}}$ from $\left(-I_{\mathrm{Pi}} R_{\mathrm{Pi}} / 2\right)$ to $\left(-I_{\mathrm{Pi}} R_{\mathrm{Pi}} / 2-I_{\mathrm{Pi}} R_{\mathrm{Si}}\right)$. Consequently, the output voltage swing of the output driver stage can be higher than $V_{\text {th }}$. An alternative solution to provide a high output voltage is to use level shifter stages, connecting between the pre-driver and the output driver ${ }^{[7,13,26]}$. Despite the buffering effect introduced by these stages, they significantly increase the power consumption of the driver circuit.

Focusing on slice I and considering the case at which the two slices are enabled to drive a $25-\Omega$ load, the following formulas must be satisfied to keep $\left(M_{1 a}-M_{1 b}\right),\left(M_{2 a}-M_{2 b}\right)$, and the tail current sources $I_{\mathrm{P} 1}$ and $I_{\mathrm{T} 1}$ in saturation region:

$$
\begin{gather*}
V_{\mathrm{P} 1}+V_{\mathrm{i} 1} / 2<-I_{\mathrm{P} 1} R_{\mathrm{S} 1}-V_{\mathrm{i} 1, \mathrm{~cm}}+V_{\mathrm{th}}  \tag{1}\\
V_{\mathrm{O}}<I_{\mathrm{P} 1} R_{\mathrm{S} 1}+V_{\mathrm{th}}  \tag{2}\\
V_{\mathrm{i} 1, \mathrm{~cm}}-V_{\mathrm{GS} 1}-V_{\mathrm{SS}}>V_{\mathrm{knee}, I_{\mathrm{P} 1}} \tag{3}
\end{gather*}
$$

$$
\begin{equation*}
-I_{\mathrm{P} 1} R_{\mathrm{S} 1}-V_{\mathrm{P} 1} / 2-V_{\mathrm{GS} 2}-V_{\mathrm{SS}}>V_{\mathrm{knee}, l_{\mathrm{T} 1}} \tag{4}
\end{equation*}
$$

where $V_{\mathrm{i} 1}, V_{\mathrm{i} 1, \mathrm{~cm}}, V_{\mathrm{P} 1}$, and $V_{\mathrm{O}}$ are the single-ended input voltage, the DC common-mode input voltage, the singleended output voltage of the pre-driver, and the output driver, respectively. $V_{\mathrm{knee}, l_{\mathrm{P} 1}}$ and $V_{\mathrm{knee}, \mathrm{I}_{\mathrm{T}}}$ are the minimum required voltage to maintain the cascode current mirrors in saturation. $V_{G S 1}$ and $V_{G S 2}$ are the required gate-source voltages to make $I_{\mathrm{P} 1}$ and $I_{\mathrm{T} 1}$ equally divided between ( $\mathrm{M}_{1 \mathrm{a}}$ and $\mathrm{M}_{1 \mathrm{~b}}$ ) and $\left(\mathrm{M}_{2 \mathrm{a}}\right.$ and $\left.\mathrm{M}_{2 \mathrm{~b}}\right)$, respectively. The cascode current mirrors are sized such that $V_{\text {knee, } l_{\mathrm{P} 1}}$ and $V_{\mathrm{knee}, l_{1}}$ are less than 0.7 and 0.9 V , respectively. To operate near the maximum $f_{\mathrm{t}}, V_{\mathrm{GS} 1}$ and $V_{\mathrm{GS} 2}$ are assumed to be higher than or equal to 0.6 V , drain current density $\geqslant 170 \mathrm{~mA} / \mathrm{mm}$.

By substituting into Eq. (2) with the maximum possible $V_{\mathrm{O}}$, which is $3 \mathrm{~V}_{\mathrm{pp}}$ when both slices are simultaneously enabled, and $V_{\text {th }}$ of 0.3 V , we get that $I_{\mathrm{P} 1} R_{\mathrm{S} 1}$ must be higher than 2.7 V. From Eq. (3), $V_{\mathrm{i} 1, \mathrm{~cm}}$ must be 1.3 V above the $V_{\mathrm{SS}}$ level. If $I_{\mathrm{P} 1} R_{\mathrm{S} 1}, V_{\mathrm{i} 1, \mathrm{~cm}}$, and $V_{\mathrm{SS}}$ are set to $2.8,-3.8$, and -5.2 V , respectively, $V_{\mathrm{P} 1}+V_{\mathrm{i} 1} / 2$ must be less than 1.3 V , as derived from Eq. (1). $V_{i 1}$ at which complete current switching in both the predriver and the output driver stages is required to be as low as $300 \mathrm{mV}_{\mathrm{pp}}$, and thereby $V_{\mathrm{P} 1}$ must be less than $1.15 \mathrm{~V}_{\mathrm{pp}}$.

In order to achieve complete current switching in the output driver stage, a large input swing $\left(V_{\mathrm{P}_{1}}\right)$ and/or wide transistors $\left(M_{2 a}-M_{2 b}\right)$ are required. However, the circuit bandwidth is degraded as $W_{2}$ increases due to the corresponding large input capacitance. On the other hand, increasing the output swing of the pre-driver $\left(V_{\mathrm{P} 1}\right)$, by increasing $I_{\mathrm{P} 1}$ and/or $R_{\mathrm{P} 1}$, results in higher power dissipation and/or bandwidth degradation, respectively. Thus, the final choices of $I_{P_{1}}, R_{P_{1}}$, and $W_{2}$ are determined after a set of iterations to achieve complete switching at acceptable speed and power consumption.

The small-signal equivalent half-circuit of the proposed driver and a $25-\Omega$ laser diode is shown in Fig. 7, when only slice $I$ is enabled. $C_{g s i}, C_{g d i}$ and $C_{d b i}$ are the gate-source, gate-drain, and drain-bulk capacitances of $\mathrm{M}_{\mathrm{i}} . g_{\mathrm{mi}}$ is the transconductance of $\mathrm{M}_{\mathrm{i}} . R_{1}$ and $C_{1}$ are the single-ended input resistance and capacitance of the pre-driver stage. $R_{\mathrm{P} 1}$ and $R_{\mathrm{m}}$ are the resistive loads of the pre-driver and output driver, respectively. $R_{D}$ and $C_{D}$ represent the equivalent input resistance and the parasitic capacitance of the laser diode, and they account for $25 \Omega$ and 0.5 pF , respectively. As the frequency response of the circuit is dominated by the output driver capacitances, the miller approximation capacitance of $C_{\mathrm{gd} 1}$ is considered for simplicity, thereby $C_{1}=C_{\mathrm{gs} 1}+\left(1+\left|A_{\mathrm{V}, \mathrm{P}}\right|\right)$ $C_{\mathrm{gd} 1}$ and $C_{2}=C_{\mathrm{gs} 2}+C_{\mathrm{db} 1}+C_{\mathrm{gd} 1}$, where $A_{\mathrm{V}, \mathrm{P}}$ is the pre-driver voltage gain. The small-signal transfer function of the circuit can be expressed as;

$$
\begin{equation*}
\left|\frac{\mathrm{V}_{\mathrm{o}}}{V_{\mathrm{id}}}\right|=\frac{g_{\mathrm{m} 1} g_{\mathrm{m} 2} R_{\mathrm{P} 1} R_{\mathrm{o}}\left(1-S \frac{C_{\mathrm{gd} 2}-C_{\mathrm{F} 1}}{g_{\mathrm{m} 2}}\right)}{\left(1+S \frac{R_{1} C_{1}}{2}\right)\left(a S^{2}+b S+1\right)} \tag{5}
\end{equation*}
$$

where

$$
\begin{align*}
a=R_{\mathrm{P} 1} R_{\mathrm{o}}[ & \left.C_{2}\left(C_{\mathrm{gd} 2}+C_{\mathrm{F} 1}\right)+C_{\mathrm{o}}\left(C_{2}+C_{\mathrm{gd} 2}+C_{\mathrm{F} 1}\right)+4 C_{\mathrm{gd} 2} C_{\mathrm{F} 1}\right]  \tag{6}\\
b= & R_{\mathrm{P} 1}\left(C_{2}+C_{\mathrm{gd} 2}+C_{\mathrm{F} 1}\right)+R_{\mathrm{o}}\left(C_{\mathrm{o}}+C_{\mathrm{gd} 2}+C_{\mathrm{F} 1}\right) \\
& +g_{\mathrm{m} 2} R_{\mathrm{P} 1} R_{\mathrm{o}}\left(C_{\mathrm{gd} 2}-C_{\mathrm{F} 1}\right) \tag{7}
\end{align*}
$$



Fig. 7. The small-signal equivalent half-circuit for the proposed driver when only slice I is enabled.


Fig. 8. Small-signal bandwidth dependence on $R_{\mathrm{P} 1}$ and $W_{2}$ at different $I_{\mathrm{P} 1}$. Shaded areas represent the accepted values of $R_{\mathrm{P}_{1}}$ and $W_{2}$ at which $V_{\mathrm{O}}$ exceeds $1.96 \mathrm{~V}_{\mathrm{pp}}$.
$R_{0}$ and $C_{0}$ represent the parallel combination of ( $R_{\mathrm{m}}$ and $R_{\mathrm{D}}$ ) and ( $C_{\mathrm{D}}$ and $C_{\mathrm{db} 2}$ ), respectively. For $b^{2} \gg 4 a$, which is generally achieved for small values of $C_{F 1}$, the transfer function shows an overdamped behavior with three real left halfplane (LHP) poles;

$$
\begin{gather*}
\left|P_{1}\right|=\frac{1}{\pi R_{1} C_{1}},  \tag{8}\\
\left|P_{2}\right| \approx \frac{1}{2 \pi R_{\mathrm{P} 1}\left[C_{2}+C_{\mathrm{gd} 2}\left(1+g_{\mathrm{m} 2} R_{\mathrm{o}}\right)-C_{\mathrm{F} 1}\left(g_{\mathrm{m} 2} R_{\mathrm{o}}-1\right)\right]},  \tag{9}\\
\left|P_{3}\right| \approx \frac{C_{2}+C_{\mathrm{gd} 2}\left(1+g_{\mathrm{m} 2} R_{\mathrm{o}}\right)-C_{\mathrm{F} 1}\left(g_{\mathrm{m} 2} R_{\mathrm{o}}-1\right)}{2 \pi R_{0} C_{2} C_{\mathrm{o}}} \tag{10}
\end{gather*}
$$

The numerator of Eq. (5) shows only one zero located at $g_{\mathrm{m} 2} / 2 \pi\left(C_{\mathrm{gd} 2}-C_{\mathrm{F} 1}\right)$, which is substantially larger than the system poles. Generally, $W_{2}$ is larger than $W_{1}$, and therefore $\left|P_{2}\right| \ll\left|P_{1}\right|$. Moreover, at $C_{F 1}=0,\left|P_{2}\right|$ is much lower than $\left|P_{3}\right|$, and the small-signal bandwidth (BW) approximately equals
$\left|P_{2}\right|$. Initially, $C_{F 1}$ is assumed to be zero, and the values of $I_{P 1}$, $R_{\mathrm{P}_{1}}$, and $W_{2}$ are chosen such that the small-signal BW is higher than 5 GHz , while complete current switching is achieved. Then, the BW will be boosted by adjusting $C_{F 1}$. Fig. 8 shows the BW dependence on $R_{\mathrm{P} 1}$ and $W_{2}$ at different $l_{\mathrm{P} 1}$. The size of the pre-driver differential pair $\left(W_{1}\right)$ is chosen to guarantee complete switching of $I_{\mathrm{P} 1}$ corresponding to the $300 \mathrm{mV}_{\mathrm{pp}}$ singleended input signal. The value of $R_{\mathrm{S} 1}$ is adjusted such that the voltage drop across it is about 2.8 V , as derived from Eq. (2). The shaded areas in Fig. 8 represent the accepted values of $R_{\mathrm{P}_{1}}$ and $W_{2}$ at which the output voltage of the output driver $\left(V_{0}\right)$ exceeds $1.96 \mathrm{~V}_{\mathrm{pp}}$ ( $98 \%$ of $/_{\mathrm{T} 1}$ passes through the ON transistor) when the input voltage equals $300 \mathrm{mV}_{\mathrm{pp}}$ (single-ended). At $I_{P 1}=15 \mathrm{~mA}$, the highest BW in the shaded area, where $V_{0}>$ $1.96 \mathrm{~V}_{\mathrm{pp}}$, exceeds 5 GHz (about 5.6 GHz ), and this occurs at $W_{2}=235 \mu \mathrm{~m}$ and $R_{\mathrm{P}_{1}}=52.2 \Omega$. The parameters $I_{\mathrm{P} 1}, R_{\mathrm{P} 1}$, and $W_{2}$ are chosen to be $15 \mathrm{~mA}, 58 \Omega$ (a little bit higher than $52.2 \Omega$ to ensure that $V_{o}>1.96 \mathrm{~V}_{\mathrm{pp}}$ at different processes and temperature corners), and $235 \mu \mathrm{~m}$, respectively, as shown in Fig. 8(c). At this point, $V_{P 1}$ and $V_{o}$ equal 0.87 and $2 V_{p p}$, respect-



Fig. 9. (a) Small-signal BW and $\left|P_{2}\right|$ dependence on $/_{\mathrm{P} 1}$, where $V_{\mathrm{P} 1}$ is maintained constant at $0.87 \mathrm{~V}_{\mathrm{pp}}$. (b) DC transfer characteristics of the predriver and output driver.


Fig. 10. (Color online) (a) Poles locus as $C_{F 1}$ varied from 0 to 350 fF . (b) Small-signal BW and peaking dependence on $C_{F 1}$.
ively, and the small-signal BW is about 5.16 GHz .
Fig. 9(a) illustrates the dependence of BW and $\left|P_{2}\right|$ on $I_{P 1}$, where $V_{\mathrm{P}_{1}}$ is maintained constant at $0.87 \mathrm{~V}_{\mathrm{pp}}\left(R_{\mathrm{P} 1}=0.87 / /_{\mathrm{P}_{1}}\right)$ and $W_{1}$ is chosen to achieve complete switching of $I_{P_{1}}$ through ( $\mathrm{M}_{1 \mathrm{a}}-\mathrm{M}_{1 \mathrm{~b}}$ ). At lower values of $I_{\mathrm{P} 1}, W_{1}$ is much lower than $W_{2}$, and consequently, the BW is dominated by $\left|P_{2}\right|$. However, as $I_{P 1}$ increases, $W_{1}$ and thereby $C_{1}$ increase accordingly. In this case, the pole introduced at the input of the predriver $\left(P_{1}\right)$ can no longer be ignored as it significantly degrades the circuit BW . So, at higher $I_{\text {P1 }}$ values, a little improvement in the BW is achieved on the cost of higher power dissipation and area for the pre-driver circuit.

The dc transfer characteristic curves that show the voltage variations of the pre-driver and output driver output nodes in terms of the fully differential input voltage are shown in Fig. 9(b). It is clear that complete current switching, in the output driver stage, occurs at a differential input voltage of about $500 \mathrm{mV}_{\mathrm{ppd}}$ ( 250 mV pp single-ended).

In the proposed design, the input capacitance effect of the output driver is reduced by using cross-coupled neutralization capacitors. The impact of these capacitors on the poles locus is illustrated in Fig. 10(a), where $C_{F 1}$ is varied from 0 to 350 fF . The first pole $\left(\mathrm{P}_{1}\right)$ is not altered by changing $C_{F_{1}}$ as given in Eq. (8). As $C_{F 1}$ increases, the dominant pole ( $\mathrm{P}_{2}$ ) moves away from the origin, resulting in a higher bandwidth. Meanwhile $P_{3}$ moves towards the origin until reaching the breakout point, and then the two poles split out, producing an underdamped response. If $C_{F 1}$ is further increased above 300 fF , $P_{2}$ and $P_{3}$ become positive, and an unstable system is ob-
tained. Fig. 10(b) shows the small-signal BW and the peaking in the magnitude response dependences on $C_{F 1}$. For peakingfree frequency response, $C_{F 1}$ must be below 90 fF. Fig. 11 shows the magnitude and group delay (GD) responses of slice I at different $C_{F 1}$ values. The highest BW, without peaking, and the optimum GD response occurred exactly at $C_{F 1}=$ 90 fF . However, the chosen value of $C_{F 1}$ must be below this bound to avoid any peaking in the magnitude response and large variances in GD when bonding wire inductance is accounted. In this design, a $C_{F 1}$ value of 65 fF satisfies this condition. At this point, $C_{F 1}$ equals approximately $126 \%$ of $C_{g d 2}$, and the input capacitance of the main driver is reduced by about $30 \%$. Consequently, the small-signal BW of slice 1 is increased by $42.8 \%$ to reach 7.3 GHz .

Actually, the small-signal transfer function will be impacted in the existence of bonding wire inductance (L), which connects between the driver output and the LD. In this case, the system order is raised to five, and hence two additional complex conjugate poles are introduced. Fig. 12 shows the poles locus and the small-signal BW dependence on $L$, when $C_{F 1}=65 \mathrm{fF}$ and $L$ is swept from 0.1 to 3 nH . Whereas, the magnitude and group delay responses at different values of $L$ is illustrated in Fig. 13. However, the dominant pole $\left(P_{2}\right)$ moves towards origin as $L$ increases, the BW slightly increases, as $L$ varies from 0 to 0.5 nH , due to the high-quality factor of the complex conjugate poles ( $\mathrm{P}_{4}$ and $\mathrm{P}_{5}$ ) which introduces a peaking at their undamped natural frequency. If $L$ is further increased above 0.5 nH , the BW decreases as the quality factor of $\left(\mathrm{P}_{4}\right.$ and $P_{5}$ ) decreases such that it is no longer able to com-


Fig. 11. (Color online) Slice I small-signal frequency response at different values of $\mathcal{C}_{\text {F1. }}$. (a) Magnitude response. (b) Group delay response.


Fig. 12. (Color online) (a) Poles locus when $C_{F 1}=65 \mathrm{fF}$ and $L$ is swept from 0.1 to 3 nH . (b) small-signal BW dependence on $L$.


Fig. 13. (Color online) Slice I small-signal frequency response at different values of $L$ for $C_{F 1}=65 \mathrm{fF}$. (a) Magnitude response. (b) Group delay response.
pensate for the decrease in $P_{2}$, and thereby the BW is dominated by $\left|P_{2}\right|$. Also, group delay variances across the frequency domain are observed when $L>0.5 \mathrm{nH}$. Therefore, the bonding wiring inductance must be as small as possible to avoid the previous effects.

Fig. 14 shows the simulated 15 Gbps single-ended output eye diagrams at different $L$ values. The input pattern is $2^{7}-1$ pseudorandom bit sequence (PRBS) with a single-ended amplitude of 300 mV . A well-behaved time response, without ringing, overshoots, or undershoots, is observed for $L<$ 1 nH . The rise/fall times ( $20 \%-80 \%$ ) at $L=0 \mathrm{nH}$ equal 22 / 19.8 ps. At higher $L$ values, the driver BW dramatically decreases, leading to higher rise/fall times and severe inter-symbol interference (ISI) as shown in Fig. 14(d).

The second slice is designed using the same previous pro-
cedure. With $I_{\mathrm{P} 2}, R_{\mathrm{P} 2}, R_{\mathrm{S} 2}, W_{3}, W_{4}$, and $C_{\mathrm{F} 2}$ of $12 \mathrm{~mA}, 68.75 \Omega$, $233 \Omega, 55 \mu \mathrm{~m}, 120 \mu \mathrm{~m}$, and 30 fF , respectively, the small-signal bandwidth is about 8 GHz and the rise/fall times equal 16.5/15 ps.

## 4. Post-layout simulations

Large signal $S$-parameters characterization of the driver is performed at an input signal level of $0.6 \mathrm{~V}_{\mathrm{ppd}}\left(0.3 \mathrm{~V}_{\mathrm{pp}}\right.$ singleended), and the results are presented in Fig. 15(a). The for-ward-path gain $\left(S_{21}\right)$ curves demonstrate that the large signal bandwidth of slice I and slice II are 10 and 11.15 GHz , respectively. The input return loss is better than 10 dB up to 20 GHz for both slices. The output return loss is better than 10 dB up to 13.2 GHz . It is worth mentioning that both slices are required to produce similar group delay responses in the band


Fig. 14. (Color online) Simulated 15 Gbps single-ended output eye diagram, when only slice I is enabled, at (a) $L=0 \mathrm{nH}$, (b) $L=0.5 \mathrm{nH}$, (c) $L=$ 1.0 nH , (d) $L=2.0 \mathrm{nH}$. Horizontal: time in ps, vertical: amplitude in V .


Fig. 15. (Color online) S-parameters simulation results. (a) Gain and return loss. (b) Group delay. S-parameters characterization is performed using a 100- $\Omega$ input port (fully differential), and a $25-\Omega$ output port that is connected to one output terminal of the driver. Whereas, the other output terminal is connected to a $25-\Omega$ dummy resistor.


Fig. 16. (a) Large signal model of a DFB LD and its interface with the LDD chip. The LD parasitics $R_{\mathrm{d}}$ and $C_{\mathrm{d}}$ are accounted for $5 \Omega$ and 4 pF , respectively. The package parasitics are assumed as $R_{P}=1-\Omega, L_{P}=0.15 \mathrm{nH}$, and $C_{P}=0.5 \mathrm{pF}$. $R_{m}$ and $L_{1}$ equal 20- $\Omega$ and 0.4 nH , respectively. (b) $I-V$ characteristic curve of the LD showing that $R_{\mathrm{d}}=5 \Omega, V_{\mathrm{D} 1}=0.51 \mathrm{~V}$, and $V_{\mathrm{F}}=1.4 \mathrm{~V}$ at $/_{\mathrm{LD}}=150 \mathrm{~mA}$.
of interest to avoid distortions in the output PAM4 signal. Fig. 15(b) shows the simulated group delay of both slices. The low-frequency group delay is about 34.5 and 33.7 ps for the MSB (slice I) and LSB (slice II) paths, respectively, and the peak difference is only 2.8 ps at 20 GHz .

The time-domain analysis was also performed to demonstrate the large-signal capability of the proposed driver. In this analysis, a large signal model of the laser diode, shown in Fig. 16(a), is utilized. The model consists of a forward-biased PN junction diode ( $D_{1}$ ) with its own parasitics ( $R_{\mathrm{d}}$ and $C_{\mathrm{d}}$ ), and the package parasitic elements, $R_{p}, C_{p}$, and $L_{p}{ }^{[27,28]}$. As most DFB lasers have a series resistance ( $R_{\mathrm{d}}$ ) of approximately $5-\Omega$, a series matching resistor $\left(R_{\mathrm{m}}\right)$ of $20-\Omega$ is included in the laser package to provide a total input impedance of $25-\Omega^{[24,29]}$.

The laser diode threshold current $\left(I_{\text {th }}\right)$ and the forward voltage $\left(V_{F}\right)$ are assumed to be 10 mA and 1.4 V at 150 mA forward current, respectively. The $I-V$ characteristic curve of $D_{1}$, given in Fig. 16(b), shows that $R_{s}=5 \Omega, \mathrm{D}_{1}$ forward voltage $\left(V_{\mathrm{D}}\right)$ is about 0.51 V at 1 mA forward current, and $V_{\mathrm{F}}=1.4 \mathrm{~V}$ at 150 mA forward current, which matches the assumed laser diode characteristics. The laser diodes are often biased above $I_{\text {th }}$ to improve their speed ${ }^{[24]}$, and thereby $D_{1}$ is DC biased with $I_{b}=25 \mathrm{~mA}$. The RF cathode terminal of the LD model is DC-coupled to the inverting output terminal of the LDD chip through a bonding wire inductance $\left(L_{1}\right)$ and a $25-\Omega \mathrm{mi}$ crostrip PCB TL, while the non-inverting terminal is loaded with a $25-\Omega$ dummy resistor. The length of the TL is 5 mm , and it is designed using Rogers PCB which has $\varepsilon_{\mathrm{r}}=3.48$.


Fig. 17. (Color online) Simulated single-ended output eye diagrams for slice I, slice II, and both slices at different data rates. (Horizontal: time in ps , vertical: amplitude in V ).


Fig. 18. (Color online) Simulated output PAM4 eye diagrams at (a) $10 \mathrm{Gbps}(5 \mathrm{Gbaud} / \mathrm{s})$, (b) 20 Gbps ( $10 \mathrm{Gbaud} / \mathrm{s}$ ), (c) 30 Gbps ( $15 \mathrm{Gbaud} / \mathrm{s}$ ). Horizontal: time in ps, vertical: amplitude in V .

The input pattern is a PRBS-7 signal with a single-ended amplitude of $300 \mathrm{mV}_{\mathrm{pp}}$. The simulated single-ended output eye diagrams at the RF cathode terminal of the LD model are illustrated in Fig. 17. The eye diagrams are obtained at different data rates when either slice is enabled or both slices are simultaneously enabled and driven by identical input patterns. Clear output eye diagrams are obtained at speeds up to 15 Gbps . The amplitude of the output eye diagram and the corresponding output current amplitude are ( 2 V and 80 mA ) for slice I, ( 1 V and 40 mA ) for slice II, and ( 3 V and 120 mA ) for both slices, respectively. The rise/fall times at 15 Gbps for slice I and II are 24.2/23.3 ps and 19.3/18.5 ps, respectively.

If a simple resistive load was used, the high-level of the output eye diagrams, which occurs at zero output current, would be zero. However, when interfacing the proposed LDD, which has a $50-\Omega$ single-ended output back termination, with the forward-biased LD model given in Fig. 16, the high-level values are shifted down to approximately -0.5 V , as shown in Fig. 17. Also, the low-level values are shifted down by the same amount. The proposed driver offers a suffi-
cient output voltage compliance range that allows DC-coupling to $25-\Omega$ lasers with output current up to 120 mA . With $V_{\mathrm{ss}}=-5.2 \mathrm{~V}$, simulation results reveal that the minimum voltage needed at the output of the driver for proper operation, achieving fast complete current switching, is about -3.65 V . Therefore, the allowable headroom for the laser and its matching resistor equals 3.65 V when the laser anode terminal is grounded. If the laser anode terminal is powered from a positive supply voltage ( $V_{\mathrm{DD}}$ ), the output headroom will increase to $V_{\mathrm{DD}}+3.65 \mathrm{~V}$, at the cost of increasing the power dissipation.

Fig. 18 shows the output eye diagrams when the driver is used as a PAM4 transmitter at different data rates. A PRBS-7 pattern is applied to slice I while slice II is supplied with a one-bit delayed replica of the same pattern. Clear PAM4 eye diagrams are obtained at speeds up to 30 Gbps ( $15 \mathrm{Gbaud} / \mathrm{s}$ ). The output voltage levels are $-0.5,-1.5,-2.5$, and -3.5 V , and consequently the peak-to-peak output voltage and current are 3 V and 120 mA , respectively.

The design reliability is verified by checking the circuit performance at different process corners, supply voltage ( $\pm 10 \%$ ),
$\qquad$

Table 1. Proposed driver performance at 15 Gbps when operated at different PVT corners.

| Parameter | Slice I | Slice II |
| :--- | :--- | :--- |
| Eye height (V) | $1.49-1.85$ | $0.75-0.91$ |
| Eye width (UI) | $0.82-0.9$ | $0.84-0.91$ |
| Rise time (ps) | $21.4-31$ | $16.8-29.7$ |
| Fall time (ps) | $19.7-30.5$ | $16-29.1$ |
| Total jitter (Ul pk-pk) | $0.12-0.225$ | $0.1-0.21$ |



Fig. 19. (Color online) Photograph of the laser driver chip after wire bonding on a custom-designed PCB.
and temperatures (from -40 to $125^{\circ} \mathrm{C}$ ), (PVT analysis). The output eye diagram features, for slice I and slice II, at 15 Gbps are summarized in Table 1. The results demonstrate that the eye diagram features are almost acceptable.

## 5. Experimental results

The proposed driver is fabricated in a $0.15-\mu \mathrm{m}$ GaAs E mode pHEMT process. The chip occupies a total area of $0.7 \times$ $1.3 \mathrm{~mm}^{2}$. The die photograph and its corresponding bonding wire to a custom-designed Rogers PCB ( $\varepsilon_{r}=3.48$ ) are shown in Fig. 19. Two pads are assigned for each output terminal of the driver to reduce the bonding wire inductance. Gold bonding wires with aa $25.4 \mu \mathrm{~m}$ diameter were used, and the output bonding wires' lengths are less than 0.8 mm . Using the rule of thumb of $1 \mathrm{nH} / \mathrm{mm}$, the estimated output bonding wire inductance will be less than 0.4 nH . With this low bonding wire inductance, the circuit performance will not be substantially affected, as discussed in Section 3.2.

Low-dropout (LDO) regulators are used to generate the required supply voltage and biasing to the chip. The ground bounce noise caused by supply bonding wires is suppressed by using localized decoupling networks, consisting of ferrite beads and ceramic capacitors. These components are mounted near the chip on the bottom side of the evaluation board. Both of the input connectors and the output load are placed as near as possible to the chip to reduce the traces' lengths. The input signals are AC coupled to the chip using $0.1 \mu \mathrm{~F}$ coupling capacitors. Each output terminal of the driver is DC coupled to a $25-\Omega$ resistive load that is formed of two parallel-connected high-frequency $50-\Omega$ resistors. The input traces are designed as $100-\Omega$ differential transmission lines, while the output traces are considered as short interconnects due to the difficulty of designing $25-\Omega$ PCB transmission lines. The electrical length of the input and output traces are 18.7 and 3.5 mm , respectively.


Fig. 20. (Color online) Experimental setup for eye diagram measurements.

Fig. 20 shows the measurement setup of the proposed driver. The input pattern is a PRBS-31 with a single-ended amplitude of $300 \mathrm{mV}_{\mathrm{pp}}$ (at the chip inputs), generated from a Keysight M8195A arbitrary waveform generator. The LabMaster $10 \mathrm{Zi}-\mathrm{A}$ high-speed oscilloscope, along with its active probe, is used to measure the eye diagram of the output signal.

Fig. 21 shows the measured single-ended output eye diagrams at different data rates when either slice is enabled or both slices are simultaneously enabled and driven by identical input patterns. Clear open eyes are obtained up to 15 Gbps. The rise/fall times ( $20 \%-80 \%$ ) at 15 Gbps are below 25 and 20 ps for slice I and slice II, respectively. The eye amplitude equals approximately 2 V for slice I and 1 V for slice II at different data rates. Hence, it could be deduced that the output modulation current is 80 and 40 mA , respectively. When both slices are enabled and driven with the same input pattern, the output current reaches 120 mA with an output eye amplitude of about 3 V .

At 15 Gbps , the eye width and height are 0.531 UI and 1.4 V for slice I , and 0.518 UI and 0.68 V for slice II. The random jitter ( $R_{\mathrm{j}, \mathrm{RMS}}$ ) and the deterministic jitter $\left(D_{\mathrm{j}}\right)$ is about ( 0.014 and 0.376 UI ) for slice I and ( 0.015 and 0.388 UI ) for slice II. Consequently, the measured total jitter at a bit error rate of $10^{-12}\left(T_{\mathrm{j}} @ \operatorname{BER}=10^{-12}\right)$ equals 0.577 and 0.598 UI for slice I and slice II, respectively. When both slices are simultaneously enabled, $R_{\mathrm{j}, \text { RMS }}, D_{\mathrm{j}}$, and $T_{\mathrm{j}}$ are $0.012,0.354$, and 0.526 UI, respectively. Meanwhile, the eye width and height are 0.533 UI and 2 V . Most of the jitter observed in the measurement results arises from the pattern generator, cables, connectors, PCB TLs, and oscilloscope. The fully differential input eye diagram, measured at the output terminals of the coupling capacitors, shows high jitter levels ( $R_{\mathrm{j}, \mathrm{RMs}}=0.03 \mathrm{UI}, D_{\mathrm{j}}=0.297$ UI , and $T_{\mathrm{j}}=0.717 \mathrm{UI} @ \mathrm{BER}=10^{-12}$ ) as depicted in Fig. 22. Consequently, this input jitter severely degrades the output jitter performance of the driver at 15 Gbps .

Fig. 23 shows the output eye diagrams of the proposed driver when it is tested as a PAM4 transmitter at different data rates. In this test, the two slices are activated and a PRBS-31 pattern is applied to slice I (MSB path) while slice II (LSB path) is supplied with a one-bit delayed replica of the same pattern. The results demonstrate that the PAM4 eye diagrams still keep open and clear up to 30 Gbps ( $15 \mathrm{Gbaud} / \mathrm{s}$ ) with a peak-to-peak amplitude of about 3 V (single-ended).

Table 2 summarizes the performance of the proposed driver, along with that of prior works. In our design, the modulation current is as high as 120 mA , with a power consump-


Fig. 21. (Color online) Measured output eye diagrams for slice I, slice II, and both slices at 5, 10, and 15 Gbps. Horizontal scale: $33.4 \mathrm{ps} / \mathrm{div}$ for (a, b, and c), $16.7 \mathrm{ps} / \mathrm{div}$ for ( $\mathrm{d}, \mathrm{e}$, and f), and $11.1 \mathrm{ps} / \mathrm{div}$ for ( $g$, h , and i ).


Fig. 22. Fully measured differential input eye diagram at 15 Gbps . Horizontal scale: $11.1 \mathrm{ps} /$ div.
tion of 1.228 W from a single -5.2 V supply. The proposed driver has a better $\mathrm{FOM}_{1}$ than prior works that operate at nearby speeds. It also shows a high output power to power dissipation ratio that is defined using $\mathrm{FOM}_{2}$. Ref. [4] has a slightly higher FOMs than the reported driver as it employs AC coupling to interface the output load, which helps to reduce the supply voltage, and hence the power consumption is also reduced. However, the AC coupling technique requires discrete off-chip coupling components, which causes signal distortion at high speeds and significantly degrades the driver gain at low frequencies ${ }^{[19]}$. Ref. [11] also shows a higher $\mathrm{FOM}_{1}$ than the proposed driver in NRZ mode. The reason is that Ref. [11] adopts the ABT technique which reduces the power dissipation on the expense of higher area. Also, the driver circuit in Ref. [11] is powered from three different supply voltages ( $1.2,1.5$, and 3.3 V ), compared to a single supply in the reported driver. The reported modulation currents of the PAM4 driver in Ref. [21] and the NRZ driver in Ref. [30] are as low as 6.4 and 6.6 mA , respectively, making them only suitable for low current VCSEL diodes. As the modulation current decreases, the output voltage swing decreases, and consequently a lower supply voltage could be used. Therefore,
the power consumption is significantly reduced as both of the total current and supply voltage are reduced, leading to a higher $\mathrm{FOM}_{1}$. Moreover, smaller output transistors can be used, leading to higher speed operation. Therefore, it is unfair to directly compare $\mathrm{FOM}_{1}$ of driver circuits with widely separated modulation currents. Nevertheless, the proposed NRZ/PAM4 driver has the highest modulation current with a better output power to power dissipation ratio $\left(\mathrm{FOM}_{2}\right)$, and it is still showing a comparable $\mathrm{FOM}_{1}$ with these low current drivers. These results demonstrate the potential of the implemented driver to drive high current DFB lasers.

## 6. Conclusion

In this paper, the performance of a $0.15-\mu \mathrm{m}$ GaAs pHEMT laser driver IC has been demonstrated. The driver supports both NRZ and PAM4 modulation schemes. A detailed design procedure was presented to optimize the driver circuit to achieve complete current switching at acceptable speed and power dissipation with a well-behaved transient response. The IC provides clear output eye diagrams at speeds up to 15 Gbps with NRZ and 30 Gbps ( $15 \mathrm{Gbaud} / \mathrm{s}$ ) with PAM4 when driving $25-\Omega$ loads. The reported driver demonstrates a high current driving capability along with better output power to power dissipation ratio, which makes it a good choice in driving high current DFB lasers.

## Acknowledgements

The authors would like to acknowledge the support of the Chinese Academy of Science and The World Academy of Science (CAS-TWAS). In addition, they would like to thank the Information Science Laboratory Center of the University of Science and Technology of China for EDA tools. The work is partially carried out at the USTC Center for Micro and Nanoscale Research and Fabrication.


Fig. 23. (Color online) Measured PAM4 output eye diagram at (a) 10 Gbps ( $5 \mathrm{Gbaud} / \mathrm{s}$ ), (b) 20 Gbps ( $10 \mathrm{Gbaud} / \mathrm{s}$ ), (c) 30 Gbps ( $15 \mathrm{Gbaud} / \mathrm{s}$ ). Horizontal scale: 33.4, 16.7, and $11.1 \mathrm{ps} / \mathrm{div}$ for (a), (b), and (c), respectively.

Table 2. Performance summary and comparison to prior work.

| Parameter | This work | Ref. [9] | Ref. [4] | Ref. [7] | Ref. [2] | Ref. [10] | Ref. [21] | Ref. [11] | Ref. [30] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Modulation format | NRZ PAM4 | NRZ | NRZ | NRZ | NRZ | NRZ | PAM4 | NRZ PAM4 | NRZ |
| Data rate (Gbps) | 1530 | 10 | 10 | 24 | 10.7 | 4.25 | 56 | 3230 | 42 |
| Termination | Passive | Active | Passive | passive | Active | Active | Passive | Active | Passive |
| Output coupling | DC | DC | AC | DC | AC | DC | DC | DC | DC |
| Input swing $\left(\mathrm{V}_{\mathrm{pp}}\right)$ (singleended) | 0.3 | 0.4 | 0.4 | 0.5 | N/A | 0.2 | 0.15 | 0.15 | N/A |
| Modulation current (mA) | 120 | 100 | 100 | $56^{\text {b }}$ | 80 | 80 | $6.4{ }^{\text {b }}$ | $44^{\text {d }} \quad 32^{\text {d }}$ | $6.6{ }^{\text {e }}$ |
| Supply voltage (V) | -5.2 | -5.2 | 1.8/2 | -4.5 | 3.3 | 3.3 | 2.3/3 | 1.2/1.5 /3.3 | N/A |
| Power (W) | 1.228 | 1.3 | 0.675 | 1.8 | 0.67 | $0.343^{\text {c }}$ | 0.115 | 0.55 | 0.0815 |
| Output return loss (dB) | $\begin{aligned} & <10 \mathrm{~dB} \text { up } \\ & \text { to13.2 GHza} \end{aligned}$ | $\begin{aligned} & <10 \mathrm{~dB} \text { up } \\ & \text { to } 12 \mathrm{GHz} \end{aligned}$ | N/A | N/A | $\begin{aligned} & <10 \mathrm{~dB} \text { up } \\ & \text { to } 10 \mathrm{GHz} \end{aligned}$ | N/A | $\begin{aligned} & <8 \mathrm{~dB} \text { up } \\ & \text { to } 30 \mathrm{GHz} \end{aligned}$ | N/A | N/A |
| FOM 1 <br> (A.Gbps/W) | 1.472 .93 | 0.77 | 1.48 | 0.75 | 1.28 | 0.74 | 3.1 | 2.561 .75 | 3.4 |
| $\mathrm{FOM}_{2}$ | 14.7\% 11.4\% | 9.6\% | 18.5\% | 4.4\% | 11.9\% | 13.1\% | 0.7\% | 1.76\% 0.73\% | 2.7\% |
| Die area ( $\mathrm{mm}^{2}$ ) | 0.91 | N/A | 1.62 | 1 | 2.25 | 2.66 | 0.59 | 1.2 | 0.5 |
| Technology | $0.15 \mu \mathrm{~m}$ GaAs E-mode pHEMT | $0.25 \mu \mathrm{~m}$ <br> GaAs <br> pHEMT | $\begin{aligned} & 0.18 \mu \mathrm{~m} \\ & \text { CMOS } \end{aligned}$ | $0.2 \mu \mathrm{~m}$ GaAs pHEMT | SiGe SOI <br> Bipolar | SiGe <br> BiCMOS | SiGe <br> BiCMOS | 65 nm CMOS | 14 nm Bulk CMOS |

$\overline{F O M}_{1}$ is defined as the product of the modulation current and data rate divided by the power dissipation, without DC bias current of load devices.The higher, the better.
$\mathrm{FOM}_{2}$ is the output power divided by the total power dissipation, without DC bias current of load devices. The higher the better.
a Based on post-layout simulation results.
${ }^{\mathrm{b}}$ The modulation current is deduced from the measured eye diagram at $50-\Omega$ output load.
${ }^{\text {c }}$ Power and FOMs are given at 60 mA modulation current.
${ }^{d}$ The modulation current is deduced from the measured eye diagram at $10-\Omega$ equivalent output load.
${ }^{\mathrm{e}}$ Modulation current at $100-\Omega$ load.

## References

[1] Razavi B. Design of integrated circuits for optical communications. 2nd ed. Hoboken, New Jersey: WILEY, 2012
[2] Morley S. A $3 \vee 10.7 \mathrm{~Gb} / \mathrm{s}$ differential laser diode driver with active back-termination output stage. 2005 IEEE International SolidState Circuits Conference, 2005, 220
[3] Tsai C M, Chiu M C. A 10Gb/s laser-diode driver with active back-termination in $0.18 \mu \mathrm{~m}$ CMOS. 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, 2008, 222
[4] Galal S, Razavi B. 10-Gb/s limiting amplifier and laser/modulator driver in $0.18-\mu \mathrm{m}$ CMOS technology. IEEE J Solid-State Circuits, 2003, 38, 2138
[5] Chiang P C, Jiang J Y, Hung H W, et al. $4 \times 25 \mathrm{~Gb} / \mathrm{s}$ transceiver with optical front-end for 100 GbE system in 65 nm CMOS technology. IEEE J Solid-State Circuits, 2015, 50, 573
[6] Takemoto T, Matsuoka Y, Sugiyama Y, et al. A 50-Gb/s NRZ-modulated optical transmitter based on a DFB-LD and a $0.18-\mu \mathrm{m}$ SiGe BiCMOS LD driver. Optical Fiber Communication Conference, 2015, 1
[7] Huang T, Wang Z G, Zhu E, et al. $24 \mathrm{~Gb} / \mathrm{s}$ laser/modulator driver IC using $0.2 \mu \mathrm{~m}$ gate length PHEMTs. ESSCIRC 2004-29th European Solid-State Circuits Conference, 2003, 277
[8] Takemoto T, Yamashita H, Yuki F, et al. A 25-Gb/s 2.2-W 65-nm CMOS optical transceiver using a power-supply-variation-tolerant analog front end and data-format conversion. IEEE J SolidState Circuits, 2014, 49, 471
[9] Ransijn H, Salvador G, Daugherty D D, et al. A 10-Gb/s laser/modulator driver IC with a dual-mode actively matched output buffer. IEEE J Solid-State Circuits, 2001, 36, 1314
[10] Fattaruso J W, Sheahan B. A 3-V 4.25-Gb/s laser driver with 0.4-V output voltage compliance. IEEE J Solid-State Circuits, 2006, 41, 1930
[11] Yin B Z, Qi N, Shi J B, et al. A 32Gb/s-NRZ, 15GBaud/s-PAM4 DFB laser driver with active back-termination in 65 nm CMOS. 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2017, 264
[12] Shi J B, Yin B Z, Qi N, et al. Design techniques for signal reflection suppression in high-speed $25-\mathrm{Gb} / \mathrm{s}$ laser drivers in CMOS. IEEE Photonics Technol Lett, 2018, 30, 39
[13] Miyashita M, Yoshida N, Kojima Y, et al. An AIGaAs/InGaAs pseudo-
morphic HEMT modulator driver IC with low power dissipation for $10-\mathrm{Gb} / \mathrm{s}$ optical transmission systems. IEEE Trans Microw Theory Tech, 1997, 45, 1058
[14] Bauwelinck J, Chen W, Verhulst D, et al. A high-resolution burstmode laser transmitter with fast and accurate level monitoring for $1.25 \mathrm{~Gb} / \mathrm{s}$ upstream GPONs. IEEE J Solid-State Circuits, 2005, 40, 1322
[15] Umeda Y, Kanda A, Sano K, et al. 10 Gbit/s series-connected voltage-balancing pulse driver with high-speed input buffer. Electron Lett, 2004, 40, 934
[16] Chujo N, Takai T, Sugawara T, et al. A $25 \mathrm{~Gb} / \mathrm{s} 65-\mathrm{nm}$ CMOS lowpower laser diode driver with mutually coupled peaking inductors for optical interconnects. IEEE Trans Circuits Syst I, 2011, 58, 2061
[17] Schow CL, Doany F E, Chen C, et al. Low-power $16 \times 10 \mathrm{~Gb} / \mathrm{s}$ Bi-directional single chip CMOS optical transceivers operating at $\ll 5$ $\mathrm{mW} / \mathrm{Gb} / \mathrm{s} /$ link. IEEE J Solid-State Circuits, 2009, 44, 301
[18] Kromer C, Sialm G, Berger C, et al. A 100-mW $4 \times 10 \mathrm{~Gb} / \mathrm{s}$ transceiver in 80-nm CMOS for high-density optical interconnects. IEEE J Sol-id-State Circuits, 2005, 40, 2667
[19] Wahba A, Li X, Xi N, et al. A $10 \mathrm{gb} / \mathrm{s}, 150 \mathrm{~mA}$ laser diode driver with active back-termination in $0.13-\mu \mathrm{m}$ SOI CMOS technology. 2019 IEEE International Conference on Integrated Circuits, Technologies and Applications, 2019, 91
[20] Belfiore G, Henker R, Ellinger F. 90 Gbit/s 4-level pulse-amplitudemodulation vertical-cavity surface-emitting laser driver integrated circuit in 130 nm SiGe technology. 2016 IEEE MTT-S Latin America Microwave Conference (LAMC), 2016, 1
[21] Belfiore G, Szilagyi L, Henker R, et al. Design of a 56 Gbit/s 4-level pulse-amplitude-modulation inductor-less vertical-cavity sur-face-emitting laser driver integrated circuit in 130 nm BiCMOS technology. IET Circuits Devices Syst, 2015, 9, 213
[22] Belfiore G, Szilagyi L, Henker R, et al. Common cathode VCSEL driver in 90 nm CMOS enabling $25 \mathrm{Gbit} / \mathrm{s}$ optical connection using 14 Gbit/s 850 nm VCSEL. Electron Lett, 2015, 51, 349
[23] Gray P R, Hurst P J, Lewis S H, et al. Analysis and design of analog integrated circuits. John Wiley \& Sons, 2009
[24] Säckinger E. Broadband circuits for optical fiber communication. Hoboken, NJ, USA: John Wiley \& Sons, Inc., 2005
[25] Heydari P, Mohanavelu R. Design of ultrahigh-speed low-voltage CMOS CML buffers and latches. IEEE Trans Very Large Scale Integr VLSI Syst, 2004, 12, 1081
[26] Lao Z, Thiede A, Nowotny U, et al. High power modulator driver ICs up to $30 \mathrm{~Gb} / \mathrm{s}$ with AIGaAs/GaAs HEMTs. IEEE Gallium Arsenide Integrated Circuit Symposium, 1997, 223
[27] Zhu N H, Chen C, Pun E Y B, et al. Extraction of intrinsic response from S-parameters of laser diodes. IEEE Photonics Technol Lett, 2005, 17, 744
[28] Chen C, Zhu N, Zhang S, et al. Characterization of parasitics in TOpackaged high-speed laser modules. IEEE Trans Adv Packag, 2007, 30, 97
[29] Gao J J. Optoelectronic integrated circuit design and device modeling. Chichester, UK: John Wiley \& Sons, Ltd, 2010
[30] Khafaji M, Pliva J, Henker R, et al. A 42-Gb/s VCSEL driver suitable for burst mode operation in 14-nm bulk CMOS. IEEE Photonics Technol Lett, 2018, 30, 23


Ahmed Wahba received the B.Sc. and M.Sc degrees in electrical engineering from Zagazig University, Zagazig, Egypt in 2009, and 2015, respectively. He is currently pursuing the Ph.D. degree in microelectronics with the University of Science and Technology of China (USTC). His research focuses on high-speed circuits for data communication systems.


Lin Cheng received the B.Eng. degree from the Hefei University of Technology, Hefei, China, in 2008, the M.Sc. degree from Fudan University, Shanghai, China, in 2011, and the Ph.D. degree from the Hong Kong University of Science and Tech-nology (HKUST), Kowloon, Hong Kong, in 2016.

He is currently a Professor at the School of Microelectronics, University of Science and Technology of China (USTC). He worked as a Post-Doctoral Research Associate with the Department of Electronics and Computer Engineering, HKUST, from Sept. 2016 to Aug. 2018. His current research interests include power management circuit and systems, wireless power transfer circuits and systems, switchedinductor power converters, and low dropout regulators.


Fujiang Lin received the B.S. and M.S. degrees from the University of Science and Technology of China (USTC), Hefei, China, in 1982 and 1984, respectively, and the Dr.-Ing. degree from the University of Kassel, Germany, in 1993, all in electrical engineering. From 1993 to 1994, he worked as a Research Scientist in National University of Singapore. Since 1995, he has been working with the Institute of Microelectronics (IME), Singapore, as a Member of Technical Staff, where he pioneered practical RF modeling for MMIC/RFIC development. In 2010, he returned back USTC as full professor and the head of the Department of Electronic Science and Technology. He established the MESIC (Micro-/nano- Electronic System Integration R\&D Center). Currently his main research interest is the modeling cum IC validation of next generation technology devices such as GaN, FD-SOI and FinFET, as well as high performance OEIC and mmWave TRx design. He has authored or coauthored over 150 scientific papers. He holds over 50 patents.


[^0]:    Correspondence to: F Lin, linfj@ustc.edu.cn
    Received 13 DECEMBER 2020; Revised 11 FEBRUARY 2021.
    © 2021 Chinese Institute of Electronics

