

# Integration of GaN analog building blocks on p-GaN wafers for GaN ICs

Xiangdong Li<sup>1, 2, †</sup>, Karen Geens<sup>1</sup>, Nooshin Amirifar<sup>1</sup>, Ming Zhao<sup>1</sup>, Shuzhen You<sup>1</sup>, Niels Posthuma<sup>1</sup>, Hu Liang<sup>1</sup>, Guido Groeseneken<sup>1, 2</sup>, and Stefaan Decoutere<sup>1</sup>

<sup>1</sup>imec, Leuven 3001, Belgium

<sup>2</sup>Department of Electrical Engineering, KU Leuven, Leuven 3001, Belgium

**Abstract:** We demonstrate the key module of comparators in GaN ICs, based on resistor-transistor logic (RTL) on E-mode wafers in this work. The fundamental inverters in the comparator consist of a p-GaN gate HEMT and a 2DEG resistor as the load. The function of the RTL comparators is finally verified by a undervoltage lockout (UVLO) circuit. The compatibility of this circuit with the current p-GaN technology paves the way for integrating logic ICs together with the power devices.

**Key words:** p-GaN; resistor-transistor logic (RTL); comparator; undervoltage lockout (UVLO); GaN ICs

**Citation:** X D Li, K Geens, N Amirifar, M Zhao, S Z You, N Posthuma, H Liang, G Groeseneken, and S Decoutere, Integration of GaN analog building blocks on p-GaN wafers for GaN ICs[J]. *J. Semicond.*, 2021, 42(2), 024103. <http://doi.org/10.1088/1674-4926/42/2/024103>

## 1. Introduction

GaN power ICs bear significant advantages over the discrete solution, namely reduced chip size, suppressed parasitic inductance, and simplified circuit designing<sup>[1]</sup>. A lot of effort has been made to realize all-GaN power ICs. In 2009, Panasonic Corporation first demonstrated a GaN monolithic motor-drive inverter IC on a Si substrate, consisting of three integrated half-bridges<sup>[2]</sup>. Specific gate driver designs have also been investigated to provide a high driving capability and a low power dissipation<sup>[3, 4]</sup>. Previously, at imec we have successfully eliminated back-gating effect by trench isolation on engineered substrates, based on which the 200 V half-bridge with on-chip drivers have been integrated<sup>[5–11]</sup>.

Moreover, analog building blocks such as protection and diagnostic circuits are also obligatory. A comparator, the core block of analog ICs, is of paramount importance and has been demonstrated on D-mode epitaxy wafers<sup>[12]</sup>. However, the mainstream p-GaN technology requires the co-integration on E-mode epitaxy wafers. The lack of a pFET also imposes challenges to the circuit design. In this work, a comparator based on resistor-transistor logic (RTL) gates will be demonstrated on E-mode wafers and the function verified by a undervoltage lockout (UVLO) circuit.

## 2. Epitaxy and fabrication

This work commenced with device stack epitaxy using a MOCVD reactor on 200 mm SOI substrates, as shown in Fig. 1. The schematic cross-section is illustrated in Fig. 2(a). The epi stack consists of a 200 nm AlN nucleation layer, a 2.15  $\mu\text{m}$  (Al)GaN buffer layer, a 400 nm GaN channel layer, a 12.5 nm Al<sub>0.235</sub>GaN barrier layer, and an 80 nm Mg-doped p-

GaN layer. An in-situ annealing of the p-GaN layer was conducted in N<sub>2</sub> ambient after the epitaxy to activate the Mg dopants. Delicate strain engineering was carried out in order to control the stress during the epitaxy and to avoid excessive wafer warp. The optimized epi stack showed a high structural quality with wafer warpage well below 50  $\mu\text{m}$  and a smooth surface.

The devices were processed using imec's 200 mm CMOS compatible process modules and the processing flow is sequentially detailed in Fig. 2(b)<sup>[13]</sup>. A TiN/p-GaN stack was used for the gate<sup>[14]</sup>. Nitrogen implantation was used for horizontal isolation. After the device fabrication, the trench isolation was processed by etching through the (Al)GaN/Si(111) to the SiO<sub>2</sub> buried layer. Afterwards, the trench was filled by SiO<sub>2</sub>, followed by chemical mechanical polishing (CMP). The substrate contact was then processed by etching through the (Al)GaN to the Si(111) device layer, followed by Ti/Al sputtering for the power metal to connect the Si(111) with the source. Finally, a back-end passivation layer was deposited.




Fig. 1. (Color online) Fabricated 200 mm GaN-on-SOI wafer with CMOS-compatible processing.

Correspondence to: X D Li, [lixiangdong28@126.com](mailto:lixiangdong28@126.com)

Received 1 JUNE 2020; Revised 28 JUNE 2020.

©2021 Chinese Institute of Electronics




Fig. 2. (Color online) (a) Schematic cross-section of the epitaxial layer stack and (b) processing flow.




Fig. 3. (Color online) (a) Microscope images, (b) transfer characteristics, and (c) OFF-state leakage characteristics of the logic HEMTs with  $L_{GD}$  of 1.5  $\mu\text{m}$  and  $W_G$  scaling from 6  $\mu\text{m}$  to 2  $\mu\text{m}$ .




Fig. 4. (Color online) (a) Microscope image, (b) schematic, and (c) measured voltage transfer characteristic (VTC) of the integrated RTL inverter.

Currently, p-GaN gate HEMT technology cannot fabricate complementary devices. Therefore, our integration falls back to the RTL that uses a 2DEG resistor to replace the pFET. The 2DEG resistor was fabricated together with the HEMTs. The p-GaN layer was first removed, followed by dielectric deposition. Then the two terminals of a 2DEG resistor were contacted by ohmic contacts. The fabricated HEMTs feature a small  $W_G$  scaling down from 6 to 2  $\mu\text{m}$  and a  $L_{GD}$  of 1.5  $\mu\text{m}$  as shown in Fig. 3. The 2- $\mu\text{m}$ -wide meander 2DEG resistor works as a load resistor in the ICs. The RTL-based comparator and UVLO circuits were designed using the PDK of Ref. [15].

### 3. Results and discussion

The processed logic HEMTs show a  $V_{TH}$  of ~3.6 V and  $I_{DS}$  scaling with  $W_G$  till 2  $\mu\text{m}$  (Fig. 3(b)). The current bump on the  $I_D$ - $V_{GS}$  curve at 1 V in Fig. 3(b) is stemming from the trapping




Fig. 5. (Color online) (a) Comparator designed by RTL and (b) the microscope image of the processed comparator.




Fig. 6. (Color online) (a) Voltage transfer characteristics of the comparator with (a) various  $V_{DD}$  and (b) various reference voltage  $V_{REF}$ .

effect of the p-GaN layer. In detail, when the gate is positively biased, the traps get charged so that the  $V_{GS}$  will drop on the p-GaN layer instead of the channel, which induce the current bump. This phenomenon has been elaborated in our previous work<sup>[16]</sup>. The OFF-state breakdown voltage exceeds 100 V (Fig. 3(c)) with the pinch-off leakage below 1 nA. Fig. 4 demonstrates the processed RTL inverter including a 6- $\mu$ m logic HEMT and a 30-k $\Omega$  2DEG resistor, whose voltage transfer characteristic (VTC) is shown in Fig. 4(c). The output voltage  $V_{OL}$  reaches a very low value of 88 mV at  $V_{IN} = 6$  V.




Fig. 7. (Color online) (a) Undervoltage lockout GaN circuit, (b) layout, and (c) voltage transfer characteristics show the IC shuts down when  $V_{DD} < 5$  V and restarts when  $V_{DD} > 5.7$  V.

Fig. 5 shows the comparator circuit and microscope image based on RTL inverters. Due to the lack of pFET, the gain, namely  $dV_O/dV_{IN}$ , of the RTL inverter is lower than that of the CMOS inverter, which is demonstrated by the smooth flipping curve in Fig. 4(c). To overcome this weakness, three-stage comparators are designed. In Fig. 6(a), a supply voltage  $V_{DD}$  ranging from 3 to 7 V was sequentially applied to the comparator and the input signal  $V_{IN}$  swept from 0 to 7 V. As can be seen, the comparator cannot work until the  $V_{DD}$  reaches 5 V, suggesting the supply voltage  $V_{DD}$  should be kept within 5 to 6 V, considering both the function and power dissipation. The basic function of this comparator is realized as shown in Fig. 6(b) where the  $V_O$  flips at the corresponding  $V_{REF}$ .

A UVLO circuit based on this comparator was further designed (Fig. 7(a)) and processed (Fig. 7(b)). UVLO is an electronic circuit used to turn off the power of an electronic device in the event of the voltage, battery charge for instance, dropping below the minimum operational value. Without this, logic functions may generate wrong control signals. Fig. 7(c) shows that when the  $V_{DD}$  gradually ramps down to 5 V, the protection circuit gives a shutdown signal; when the  $V_{DD}$  ramps up from 3 V, the IC restarts as  $V_{DD}$  reaches 5.7 V. This hysteresis design ensures the safe operation of the

power system.

#### 4. Conclusion

In summary, the RTL analog building blocks on the p-GaN technology platform have been successfully processed. Logic p-GaN gate HEMTs compatible with the power ones demonstrated a scalable  $W_G$  down to  $2\ \mu\text{m}$ . The logic devices showed an excellent robustness with OFF-state breakdown voltage exceeding 100 V, with  $L_{GD}$  of only  $1.5\ \mu\text{m}$ . The elementary building block of comparators for analog circuits were successfully integrated, whose function was finally verified by the undervoltage lockout design. Integrating the analog circuits together with power devices can not only reduce system cost, but also can suppress the parasitic inductance of the interconnect between components so that it suppresses oscillation and boosts reliability. This work promises to pave the way for all-GaN smart power IC integration.

#### References

- [1] Dan K. GaN power IC technology: Past, present, and future. 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD), 2017, 19
- [2] Uemoto Y, Morita T, Ikoshi A, et al. GaN monolithic inverter IC using normally-off gate injection transistors with planar isolation on Si substrate. 2009 IEEE International Electron Devices Meeting (IEDM), 2009, 1
- [3] Moench S, Kalfass I, Reiner R, et al. Single-input GaN gate driver based on depletion-mode logic integrated with a 600 V GaN-on-Si power transistor. 2016 IEEE 4th Work Wide Bandgap Power Devices Appl Wipda, 2016, 204
- [4] Tang G, Kwan M H, Zhang Z, et al. High-speed, high-reliability GaN power device with integrated gate driver. Proc ISPSD, 2018, 76
- [5] Li X D, van Hove M, Zhao M, et al. 200 V enhancement-mode p-GaN HEMTs fabricated on 200 mm GaN-on-SOI with trench isolation for monolithic integration. *IEEE Electron Device Lett*, 2017, 38, 918
- [6] Li X D, van Hove M, Zhao M, et al. Suppression of the backgating effect of enhancement-mode p-GaN HEMTs on 200-mm GaN-on-SOI for monolithic integration. *IEEE Electron Device Lett*, 2018, 39, 999
- [7] Li X D, Geens K, Guo W M, et al. Demonstration of GaN integrated half-bridge with on-chip drivers on 200-mm engineered substrates. *IEEE Electron Device Lett*, 2019, 40, 1499
- [8] Li X, Amirifar N, Geens K, et al. GaN-on-SOI: Monolithically integrated all-GaN ICs for power conversion. 2019 IEEE International Electron Devices Meeting (IEDM), 2019, 4.4.1
- [9] Li X D, van Hove M, Zhao M, et al. Investigation on carrier transport through AlN nucleation layer from differently doped Si(111) substrates. *IEEE Trans Electron Devices*, 2018, 65, 1721
- [10] Li X D, Zhao M, Bakeroot B, et al. Buffer vertical leakage mechanism and reliability of 200-mm GaN-on-SOI. *IEEE Trans Electron Devices*, 2019, 66, 553
- [11] Geens K, Li X D, Zhao M, et al. 650 V p-GaN gate power HEMTs on 200 mm engineered substrates. 2019 IEEE 7th Workshop on Wide Bandgap Power Devices and Applications (WIPDA), 2019, 292
- [12] Liu X S, Chen K J. GaN single-polarity power supply bootstrapped comparator for high-temperature electronics. *IEEE Electron Device Lett*, 2011, 32, 27
- [13] van Hove M, Boulay S, Bahl S R, et al. CMOS process-compatible high-power low-leakage AlGaIn/GaN MISHEMT on silicon. *IEEE Electron Device Lett*, 2012, 33, 667
- [14] Wu T L, Marcon D, You S Z, et al. Forward bias gate breakdown mechanism in enhancement-mode p-GaN gate AlGaIn/GaN high-electron mobility transistors. *IEEE Electron Device Lett*, 2015, 36, 1001
- [15] GaN-IC Technology, <http://europractice-ic.com/mpw-prototyping/power-electronics/>
- [16] Li X D, Bakeroot B, Wu Z C, et al. Observation of dynamic  $V_{TH}$  of p-GaN gate HEMTs by fast sweeping characterization. *IEEE Electron Device Lett*, 2020, 41, 577



**Xiangdong Li** received the B.S and M.S. degrees in microelectronics from Xidian University, Xi'an, China, in 2013 and 2016, respectively, and the Ph.D degree with the Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium, in 2020. From 2016 to 2020, he was also with the GaN Group, IMEC, Leuven, Belgium, as a Ph.D researcher. He focuses on GaN materials, devices, reliabilities, and circuits.