

# The past and future of multi-gate field-effect transistors: Process challenges and reliability issues

Ying Sun<sup>1</sup>, Xiao Yu<sup>2</sup>, Rui Zhang<sup>1</sup>, Bing Chen<sup>1</sup>, and Ran Cheng<sup>1,†</sup>

<sup>1</sup>School of Micro-Nano Electronics, Zhejiang University, Hangzhou 310058, China

<sup>2</sup>Intelligent Chip Research Center, Zhejiang Lab, Hangzhou 311121, China

**Abstract:** This work reviews the state-of-the-art multi-gate field-effect transistor (MuGFET) process technologies and compares the device performance and reliability characteristics of the MuGFETs with the planar Si CMOS devices. Owing to the 3D wrapped gate structure, MuGFETs can suppress the SCEs and improve the ON-current performance due to the volume inversion of the channel region. As the Si CMOS technology pioneers to sub-10 nm nodes, the process challenges in terms of lithography capability, process integration controversies, performance variability etc. were also discussed in this work. Due to the severe self-heating effect in the MuGFETs, the ballistic transport and reliability characteristics were investigated. Future alternatives for the current Si MuGFET technology were discussed at the end of the paper. More work needs to be done to realize novel high mobility channel MuGFETs with better performance and reliability.

**Key words:** Si FinFETs; ballistic transport; high mobility; bias-temperature instability; hot-carrier injection; germanium

**Citation:** Y Sun, X Yu, R Zhang, B Chen, and R Cheng, The past and future of multi-gate field-effect transistors: Process challenges and reliability issues[J]. *J. Semicond.*, 2021, 42(2), 023102. <http://doi.org/10.1088/1674-4926/42/2/023102>

## 1. Introduction

Since the first demonstration of Si metal–oxide–semiconductor field-effect transistors (MOSFETs) in 1960s<sup>[1]</sup>, the number of transistors per die for IC chips have been increased by at least 6 orders<sup>[2]</sup>. The dimensional scaling of Si MOSFETs drastically improves the cost-performance efficiency. However, starting from 90 nm technology node, further scaling of Si transistors encounters great challenges, from the perspective of both Si process complexity and theoretical bottlenecks. To overcome the mobility degradation<sup>[3]</sup> and short channel effects (SCEs) due to the aggressive device scaling, strained engineering as well as high- $\kappa$  metal gate (HKMG) technique<sup>[4]</sup> have been implemented in the CMOS fabrication process by the industry. For planar technology, further scaling of transistors is approaching its physical limits.

To further boost the cost-performance efficiency following Moore's law, transistors with novel-structures have been adopted to improve the power density per footprint, for sub-20 nm technology nodes. Multi-gate MOSFETs (MuGFETs), owing to the additional conducting channels at the sidewalls, exhibit superior electrostatic control as well as higher current density per area. Since 22 nm technology node, tri-gate Si MOSFETs have been adopted by Intel<sup>[5]</sup>. Afterwards, 3-dimensional (3D) multi-gate structure has been implemented by the mainstream world-leading foundries, demonstrating unreplaceable advantages in SCE control and switching characteristics.

In fact, multi-gate transistors have been experimentally demonstrated and studied for a long time since 1980s. The history of double gate MOSFETs on silicon-on-insulator (SOI) sub-

strate can be pursued to late 80s<sup>[6]</sup>. However, since the architecture for planar SOI MOSFETs with front and back gate is not suitable for back-end of line (BEOL) design, vertically in-parallel double gate structures has been realized on SOI MOSFETs, which is the early structural prototype for multi-gate MOSFET devices<sup>[7]</sup>. Later on, multi-gate transistors, namely, double-gate (DG) FinFET<sup>[8, 9]</sup>, tri-gate FinFET<sup>[5, 10, 11]</sup>,  $\Omega$ -gate MOSFETs<sup>[12]</sup>, segmented-gate (SG) MOSFETs<sup>[13]</sup>, gate-all-around (GAA) MOSFETs<sup>[14, 15]</sup>, 3D stacked nanowire (NW) MOSFETs<sup>[16–18]</sup>, multilayer nanosheet MOSFETs<sup>[19]</sup>, were immensely studied and massively demonstrated, especially after its compatibility with the conventional Si CMOS platform was demonstrated by UC Berkeley<sup>[8]</sup>. Excellent gate control and mobility improvement could be achieved by the realization of volume inversion especially for structures with more degree of gate wrapping and smaller cross-sectional channel area normal to the carrier transport direction. On the other hand, although the above-mentioned factors are beneficial to the SCE control and On-current  $I_{ON}$  enhancement for ultrascaled MOSFETs, these factors also lead to severe self-heating effect (SHE) due to the combinational effect of more heat generation (higher current density) and poorer heat dissipation (thinner channel)<sup>[20, 21]</sup>. The increased heat generated near the channel/drain boundary<sup>[22]</sup> would introduce various issues in terms of device performance and reliability<sup>[20]</sup>, including accelerated bias-temperature instability (BTI)<sup>[23]</sup> and hot carrier injection (HCI) degradation<sup>[24, 25]</sup>, deteriorate carrier transport characteristics etc.

In this work, we will review the process development and reliability issues related to the state-of-the-art Si MuGFETs. From the historical perspective, the development of various MuGFET technologies will be clearly provided, followed by a discussion on the process challenges based on current technology. Next, the reliability issues, including SHE, carrier

Correspondence to: R Cheng, [chengran@zju.edu.cn](mailto:chengran@zju.edu.cn)

Received 19 JANUARY 2021; Revised 31 JANUARY 2021.

©2021 Chinese Institute of Electronics




Fig. 1. (a–f) Schematics of MuGFETs with different gate geometries: (a) IMEC’s gate-all-around (GAA) MOSFET<sup>[14]</sup>, (b) the world-first FinFET<sup>[8]</sup>, (c) IBM’s double-gate (DG) FinFET<sup>[11]</sup>, (d) STMicroelectronics’s GAA MOSFET<sup>[15]</sup>, (e) Intel’s tri-gate FinFET<sup>[10]</sup>, (f) TSMC’s nanowire FinFET<sup>[16]</sup>. (g–i) TEM images showing the cross-sectional view of fins/nanowires from early works: (g) IBM’s DG FinFET<sup>[11]</sup>, (h) Intel’s tri-gate FinFET<sup>[10]</sup>, (i) Samsung’s nanowire MOSFET<sup>[17]</sup>, (j) IME’s nanowire GAA MOSFET<sup>[18]</sup>, (k) TSMC’s FinFET<sup>[27]</sup>, (l) STMicroelectronics’s GAA MOSFET<sup>[28]</sup>.

transport, BTI and HCI are discussed for various MuGFET technologies. Among the existing review works on MuGFETs, the carrier transport behavior of these ultrascaled 3D devices was rarely analyzed. In this paper, the ballistic transport characteristics of MuGFETs and the impact of SHE on it were thoroughly summarized for MuGFETs, thin body SOI FETs (w/ and w/o HCI), and thin body GeOI FET. The SHE induced transport and reliability issues, especially the difference with the planar transistors, will be discussed. An overlook of the future technology trend on new material MuGFETs will be touched up at the end.

## 2. Process development of Si multi-gate transistors

### 2.1. A historical view on the development of MuGFETs

In late 1980s, double-gate Si MOSFETs was initially demonstrated on SOI substrate. The purpose of the back gate is to tune the threshold voltage  $V_T$  of the front-gate transistor<sup>[26]</sup>. Meanwhile, multi-gate transistors, like GAA MOSFETs and double-gate FinFET were demonstrated also on SOI substrate, as the insertion of buried oxide could eliminate the substrate leakage and simplify the process steps for fin-to-fin isolation. In 1999, Huang *et al.*<sup>[8]</sup> demonstrated the first FinFET with a gate length  $L_G$  of sub-50 nm and a fin width of 15–30 nm. Following that, leading research groups and foundries like IBM<sup>[11]</sup>, STMicroelectronics<sup>[15]</sup>, Intel<sup>[5, 10]</sup>, TSMC<sup>[16, 27]</sup>, Samsung<sup>[17]</sup>, IME<sup>[18]</sup>, etc. demonstrate their MuGFET technology with excellent control of SCEs and decent transfer characteristics. The schematics and cross-sectional TEM images of these devices are shown in Fig. 1. Fig. 2 summarizes the available structures for MuGFET that have been reported by several research groups including DG FDSOI FET [Fig. 2(b)], FinFET [Fig. 2(c)],  $\Omega$ -gate FET [Fig. 2(d)], GAA NW FET [Fig. 2(e)], and




Fig. 2. (Color online) Evolution of MuGFETs from the planar device to the stacking structures. (a) Planar MOSFET. (b) Double-gate (DG) fully depleted SOI MOSFET. (c) FinFET. (d)  $\Omega$ -gate MOSFET. (e) GAA NW MOSFET. (f) GAA multilayer nanosheet MOSFET.

GAA stacking nanosheet FET [Fig. 2(f)], in both 3D and cross-section views. As shown in the schematics, the sidewall channel offers extra dimension of conducting surfaces for carrier transport, therefore, the novel designed MuGFET structure could realize higher current per substrate area than the conventional planar transistors. For MuGFETs with thinner or narrower channel, volume inversion can be realized in the entire channel region, offering an improvement in carrier mobility as well as electrostatic control. Fig. 3 compare the drain-induced barrier lowering (DIBL) for transistors fabricated with dif-




Fig. 3. (Color online) DIBL performance as a function of gate length among FDSOI, FinFET and planar technologies<sup>[29]</sup>.




Fig. 4. (Color online) Comparison of DIBL from ETSOI, DG, tri-gate, and GAA technologies as effective channel length reduces. Data are obtained from IBM and Intel Corp<sup>[30, 31]</sup>.

ferent process technology, namely, bulk planar FETs, fully-depleted SOI (FDSOI) FETs, and FinFETs<sup>[29]</sup>. DIBL is closely related to the gate control over the channel region. A smaller DIBL indicates a good suppression of SCEs. For the three groups of devices in Fig. 3, at the same  $L_G$ , DIBL is obviously lower for FinFETs, as compared with planar transistors. Furthermore, among FinFETs with various fin widths but the same  $L_G$ , narrower fins lead to even lower DIBL, indicating that it is the cross-sectional area normal to the carrier transport direction determines the degree of gate control over the transistor channel. A smaller conducting area leads to a lower DIBL and better SCE control. The DIBL- $L_G/\lambda$  and DIBL- $L_G$  profiles were extracted for ETSOI, DG, tri-gate, and GAA FETs based on data from IBM and Intel Corp<sup>[30, 31]</sup>, respectively. As shown in Fig. 4(b), as the degree of gate wrapping increases, smaller DIBL could be achieved at the same  $L_G$ . As the mean-free path  $\lambda$  is longer for fully depleted and undoped channel, therefore, ETSOI FETs exhibit the longest  $\lambda$ . In Fig. 4(a), at the same  $L_G/\lambda$ , the value of DIBL is similar for all the four technologies.

The initial demonstration of MuGFET technology was realized on SOI platform due to the simplicity in process design and elimination of junction leakage to the substrate. In 2011, Intel announced its advanced 22 nm FinFET technology on bulk Si wafer<sup>[5]</sup>, which promotes the adoption of bulk FinFET technology in the industry. Nowadays, mainstream foundries have chosen bulk Si FinFET structure for their most advanced technology nodes.

## 2.2. Process challenges in state-of-the-art MuGFETs

To achieve better gate control over SCEs, the narrow fin and ultrathin nanosheet structures are exploited in the most advanced MuGFETs. Fig. 5 provides the  $I_{ON}$ -DIBL data for sever-




Fig. 5. (Color online)  $I_{ON}$ -DIBL characteristics for MuGFETs with various technologies. As DIBL is a direct indicator of SCE suppression, devices with higher  $I_{ON}$  and lower DIBL suggests a better electrostatic performance<sup>[11, 17-19, 31-39]</sup>.

al advanced Si MuGFETs reported in recent years with different process technologies<sup>[11, 17-19, 32-39]</sup>. At similar gate length, planar transistors (in black) exhibit much larger DIBL than the MuGFETs, indicating poor control of SCEs. Although FDSOI transistors could also be used for excellent SCE suppression, the current per footprint is lower than FinFETs<sup>[27, 37]</sup>, and what's more, the 3D stacked NS MuGFETs<sup>[19]</sup>, as the latter two technologies utilize the advantage of vertical dimension for carrier transport.

With the continuous scaling down of Si CMOS, the Si process technology encounters more challenges for the realization of higher density, higher performance, and higher reliability Si MuGFET CMOS. Take the 7-layer NS MOSFET in Ref. [19] as an example. The 3D stacking design could help to achieve extraordinary  $I_{ON}$  per footprint but greatly increase the process difficulty in gate stack formation and heating-related degradation issues in the channel. In general, the process challenge for massive production of high-quality Si MuGFETs lies in the following aspects: lithography capability, product integration, variability control, threshold voltage tuning, and strain engineering<sup>[40-44]</sup>.

**Lithography.** To overcome the optical limits of ArF 193 nm DUV lithography, liquid material was introduced to the optical system to increase the numerical aperture (NA) of the existing DUV lithography tool. As the critical dimension is inversely proportional to NA, this method could help to further push down the critical feature size based on the current lithography technology. However, increasing NA will degrade the depth of focus (DOF) as it is inversely proportional to  $NA^2$ . To solve this problem, thinner photoresist (PR) should be used. Paradoxically, thin PR cannot withstand the etching of structures with high respect ratio which is necessary for high  $I_{ON}$  MuGFETs. Therefore, the design of new mask with novel materials that can satisfy the dilemma between selectivity and film thickness is an important topic that needs to be solved.

**Product integration.** The gate pitch (GP) is defined as  $L_G + W_{con} + 2W_{sp}$  where  $W_{con}$  is the contact width and  $W_{sp}$  is the spacer width from gate-to-contact<sup>[45]</sup>. As the GP keeps shrinking, the space for epitaxial growth of S/D junctions decreases, leading to an increase in the S/D resistance  $R_{SD}$ . For sub-20 nm MuGFETs, the increase in  $R_{SD}$  will drag down the overall ON-current performance obviously. Although increasing the doping level in S/D junctions can reduce  $R_{SD}$ , as long




Fig. 6. (Color online) Thermal resistivity  $R_{th}$  of Si fins for 14, 10 and 7 nm technology nodes as (a) the number of fins varies and (b) the fin height/aspect ratio changes<sup>[46, 47]</sup>.

as it reaches the solubility limit ( $\sim 10^{21} \text{ cm}^{-3}$ ), further reduction of  $R_{SD}$  due to dimension scaling will be extremely challenging. Other than GP scaling, the fin pitch scaling also introduces several integration problems like S/D epi shorts and mobility degradation due to the aggressive thinning of fin width<sup>[44]</sup>.

**Strain engineering.** Both GP scaling and fin pitch scaling will reduce the space for epitaxial raised S/D (RSD). For p-MuGFETs with SiGe RSD, the scaling will lead to the reduction of channel strain and  $I_{ON}$  since smaller volume of the SiGe is less effective to induce compressive strain in the channel.

**Threshold voltage tuning.** For high aspect ratio MuGFETs, the fully depleted channel could not be used for threshold voltage tuning. The  $V_T$  adjustment could only be realized by the careful work function tuning of metal gate electrode<sup>[41]</sup>. Mid-gap metal like TiN could be used for both p- and n-channel MuGFETs to obtain a medium  $V_T$ . For the demand of low  $V_T$  CMOS, replacement metal gate (RMG) recess process with additional cap layer in between the gate metal and the high- $\kappa$  dielectric is the commonly used method. However, since the GP scaling will give more pressure to the  $L_G$  shrinking for the consideration of better  $R_{SD}$ , the RMG recess process for an ultrascaled gate stack is also extremely difficult.

**Variability control.** The source of FinFET performance variability comes from a lot of aspects. For 7 nm technology node, the GP is 56 nm and the fin pitch is only 30 nm<sup>[45]</sup>. At this geometry level, any process dispersion in the process integration can cause great impact on the electrical performance fluctuation of the MuGFETs. The lithography and etch process may cause the appearance of line edge roughness (LER) for both fin and gate structures. The implantation, thin film deposition, polishing and thermal process for sub-20 nm MuGFET technology are also difficult to control the wafer-level variability at such a tight process tolerance level.

### 3. Reliability issues of multi-gate transistors

#### 3.1. Self-heating effect and carrier transport analysis

For short channel transistors, self-heating issues have be-




Fig. 7. (Color online) Thermal conductivity for various materials used in gate stack, source/drain, channel, isolation and interconnects in a MuGFET. The conductivity reduces as the technology node shrinks. Higher mobility channel materials like Ge and SiGe also exhibit lower thermal conductivity<sup>[48–52]</sup>.

come increasingly ineligible. As the drive current is inversely proportional to the gate length, the power density increases as the gate length shrinks. Furthermore, as compared with the traditional 2D/planar device architecture, 3D/FinFET structure exhibits more severe SHE<sup>[46, 47]</sup>. As shown in Fig. 6<sup>[46, 47]</sup>, from 22 nm technology node to 7 nm node, the aspect ratio of MuGFETs keeps increasing. Provided the mobility of thin film Si does not change among these nodes, for devices with the same  $L_G$ ,  $I_{ON}$  per wire/fin width increases as the aspect ratio increases. Therefore, the power per planar area increases, leading to higher heat generation. On the other hand, the heating dissipation efficiency decreases drastically as the dimension of the fins pioneers to higher aspect ratio. It is known that the fin thermal resistivity  $R_{th}$  of a MuGFET is closely related to the number, density, width, and aspect ratio of fins<sup>[46–52]</sup>. Fig. 6 shows the change of  $R_{th}$  as the technology node decreases for MuGFETs with different number of fins and width of fins<sup>[47]</sup>. Fig. 7 provides the value of  $R_{th}$  for common gate stack materials in thin film form, including  $\text{HfO}_2$ , TiN, and Si fins at different technology nodes<sup>[48–52]</sup>. The trend of MuGFETs scaling, namely, higher aspect ratio, denser fin arrangement, thinner gate oxide and metal, smaller con-




Fig. 8.  $I_D$ - $V_G$  characteristics of a Si FinFET measured at drain voltage  $V_D = 1.0$  V illustrated in both logarithm (left) and linear (right) scales. The threshold voltage is taken by constant current method while  $I_{Dsat}$  is taken as the drain current at  $V_G = V_{Tsat} + 1.0$  V<sup>[24]</sup>.

tact, leads to much smaller thermal resistivity for the entire transistor. In addition to the effect of higher planar power density, the self-heating effect has become a bottleneck limiting the performance and reliability of the advanced MuGFETs.

The increased SHE occurring near the channel/drain boundary would introduce various issues in device performance and reliability<sup>[24, 25]</sup>, including extra degradation in carrier transport characteristics, BTI, HCI, cyclic and device-to-device variation. Fig. 8 shows the transfer characteristics of an SOI FinFET at  $L_G = 80$  nm measured at various temperatures<sup>[24]</sup>. As illustrated, the performance parameters, namely, subthreshold swing (SS) and  $I_{ON}$  both degrade as the channel/chunk temperature increases. For a MuGFET working under DC bias, the stabilized channel temperature would be within the range of 353–393 K. According to Fig. 8, the expected degradation of  $I_{ON}$  would be above 15%.

For sub-100 nm FinFETs operated in quasi-ballistic regime, the ballistic transport characteristics would be greatly affected by SHE, especially when using the DC measurement setups. While in “real” IC circuit operated with a frequency of a few tens of GHz, the device temperature is much lower and therefore the SHE is less severe than that under DC measurement<sup>[53]</sup>. Therefore, the traditional DC method may not accurately characterize the ballistic transport behavior of Si FinFETs. Several fast measurement approaches<sup>[24, 54, 55]</sup> were proposed to analyze the carrier transport characteristics without SHE. Cheng *et al.*<sup>[24, 25]</sup> carried out the fast measurement by applied an ultrafast (sub-100 ns) voltage pulse on the gate electrode and sensed the corresponding change of voltage drop on the drain electrode, as illustrated in Fig. 9(a). The total “turned-on” time for the transistor is determined by the pulse width applied to the gate. The shorter the pulse width, the less heat was generated in the transistor channel, and consequently, the less occurrence of phonon scattering encountered by the carriers. Fig. 9(c) compares the transfer characteristics ( $I_D$ - $V_G$ ) of an SOI FinFET with  $L_G = 80$  nm and  $W_{Fin} = 20$  nm measured at three different speeds<sup>[24]</sup>. As the pulse width reduced from 1  $\mu$ s to 100 ns, the time for heat generation and spreading out was reduced by an order, leading to less phonon scattering and a gradual increase in the saturation drive current  $I_{Dsat}$ .

It should be noted here that, compared to the bulk FinFET, the SOI FinFET has even worse thermal dissipation capability with the insertion of buried oxide layer whose thermal conductivity is only around 1% of Si at the same thickness<sup>[21, 56]</sup>. Therefore, SOI FinFETs suffer more SHE than the bulk FinFETs since both the narrow fin width and thick buried oxide will retard the efficiency of heat dissipation. Therefore, although SOI substrate was chosen for MuGFETs demonstration for a long time, bulk technology was eventually chosen for the mass production of FinFET ICs by the industry, which can partially lessen the SHE-related problems.

According to Lundstrom’s theory<sup>[57, 58]</sup>, for transistors operated in quasi-ballistic regime, the drive current  $I_{Dsat}$  is related to the carrier transport parameters, namely, carrier injection velocity  $u_{inj}$  and ballistic efficiency  $B_{sat}$  by  $I_{Dsat} = Wu_{inj}B_{sat} \cdot C_{ox}(V_G - V_T)$ , where  $C_{ox}$  is the oxide capacitance,  $W$  is channel width,  $V_G$  is the gate voltage, and  $V_T$  is the threshold voltage. Following that, a temperature dependent  $I$ - $V$  technique was developed and used to determine backscattering parameters of sub-100 nm devices<sup>[59, 60]</sup>. In the temperature dependent backscattering model,  $B_{sat}$  can be obtained from the near-equilibrium mean-free path  $\lambda_o$  and the critical distance  $l_o$  over which the potential drops by  $k_B T$  from the peak of the conduction band barrier. The ratio  $\lambda_o/l_o$  can be extracted from the values of  $\eta$  and  $\alpha$  using

$$\frac{\lambda_o}{l_o} = 4 \left[ \frac{1}{2} - \left( \alpha + \frac{\eta}{V_G - V_T} \right) \right]^{-1} - 2, \quad (1)$$

where  $\eta$  and  $\alpha$  are defined to be the slopes of  $V_T$  shift  $\Delta V_T$  and  $\Delta I_{Dsat}/I_{Dsat}$  with respective to temperature  $T$ , respectively. From the extracted  $\lambda_o/l_o$ ,  $B_{sat}$  can be calculated using

$$B_{sat} = \frac{1 - r_{sat}}{1 + r_{sat}} = \frac{1}{1 + 2(l_o/\lambda_o)}, \quad (2)$$

$$r_{sat} = \frac{l_o}{l_o + \lambda_o} = \frac{1}{1 + \lambda_o/l_o}, \quad (3)$$

where  $r_{sat}$  is the carrier backscattering ratio, i.e. the fraction of injected carriers being scattering back from the channel. Furthermore, as compared with the bulk planar transistors, the series resistance for short-channel FinFETs is much larger due to the shrunk S/D regions<sup>[61–63]</sup>. Whereas, one assumption made in the backscattering model introduced in Section 2 is that the temperature dependence of the S/D series resistance  $R_{SD}$  is negligible. It is necessary for large planar devices with channel and source/drain (S/D) region in similar dimensions. However, for FinFET with ultra-narrow fins connected directly to the S/D region with large volume, the temperature dependence of  $R_{SD}$  cannot be ignored. This is due to the fact that the quantum contact resistance, which originates from the interface between the 3D S/D regions and the low dimensional quantum-wire of S/D-extension regions, is sensitive to temperature<sup>[64]</sup>. Therefore, the temperature dependence of  $R_{SD}$  should be taken into consideration in the backscattering model for ultra-scaled FinFETs. A modified temperature dependent model was provided in Ref. [54] The temperature dependent coefficient  $\beta$  is defined as




Fig. 9. (Color online) (a) The schematic illustration of a pulsed  $I$ - $V$  testing system for a MOSFET. Pulsed signals are input at the gate electrode and sensed at the drain electrode while the source electrode is kept ground<sup>[24, 25]</sup>. (b) The waveform of  $V_G$  used for the  $I_D$ - $V_G$  characterization. (c)  $I_D$ - $V_G$  characteristics of a Si FinFET ( $L_G = 80$  nm) measured at  $V_D = 1.0$  V, using pulse measurement with various pulse widths<sup>[24]</sup>.




Fig. 10. (a) Total resistance  $R_{Total} = V_D/I_D$  at  $V_D = 50$  mV as a function of  $V_G$  at various characterization temperature. The experimental data (dots) fits well with the resistance model (lines)<sup>[24]</sup>. (b) Corrected  $\lambda_o/I_o$  ratio for FinFETs at  $L_G$  ranging from  $\sim 20$  to  $\sim 150$  nm, measured by both DC and pulsed  $I$ - $V$  methods<sup>[24]</sup>.

$$\beta = \frac{\Delta R_{SD}}{\Delta T}, \tag{4}$$

where  $\Delta R_{SD}$  is the change of  $R_{SD}$  as the channel temperature  $T$  changes. By correcting the effect of temperature-dependent  $R_{SD}$  on the backscattering model,  $\lambda_o/I_o$  could be extracted by the following modified equation:

$$\frac{\lambda_o}{I_o} = 4 \left[ \frac{1}{2} - \left( \alpha + \frac{\eta + (R_{SD}\alpha + \beta) I_{Dsat}}{V_G - V_T - R_{SD} I_{Dsat}} \right) \right]^{-1} - 2, \tag{5}$$

while the correlation among  $\lambda_o/I_o$ ,  $r_{sat}$  and  $B_{sat}$  remains unchanged.

For multi-gate transistors, the parasitic resistance exhibits large variability. Therefore, to accurately exempt the effect of  $R_{SD}$  on the backscattering parameters,  $R_{SD}$  was extracted for individual device at every characterization temperature. Fig. 10 shows the  $R_{Total}$ - $V_G$  plot for a FinFET with  $L_G = 40$  nm at three different characterization  $T$ . By fitting the data points in Fig. 10(a),  $R_{SD}$  at each  $T$  could be taken at very high

gate bias. As  $T$  increases,  $R_{SD}$  gradually increases. For the FinFET in Fig. 10,  $R_{SD}$  shows a linear relationship with  $T$  and its temperature dependent coefficient  $\beta$  is 0.591  $\Omega/K$ . Based on the corrected backscattering model,  $\lambda_o/I_o$  was extracted at various gate lengths for both the “DC” and “pulse” cases. The  $R_{SD}$ -corrected  $\lambda_o/I_o$  as a function of  $L_G$  is shown in Fig. 10 for comparison. As discussed before, since using pulsed  $I$ - $V$  method could exempt the SHE on the characterization of ballistic transport, the mean free path in “pulse” case is larger than that in the “DC” case, as in the latter case the channel is heated up due to the severe SHE, leading to more scattering or shorter mean free path. As shown in Fig. 10,  $\lambda_o/I_o$  ratio is higher for devices with shorter  $L_G$ . As  $\lambda_o$  in the “pulse” case is larger,  $\lambda_o/I_o$  ratio extracted from the pulsed  $I$ - $V$  measurement is generally higher than the one extracted from the DC measurement. The difference of  $\lambda_o/I_o$  between the two measurement conditions is slightly higher for FinFETs with smaller  $L_G$ .




Fig. 11. A summary of  $1/B_{\text{sat}}$  as a function of  $L_G$  for Si FinFETs, GeOI FETs and FDSOI/UTB FETs. Experimentally extracted  $B_{\text{sat}}$  before and after  $R_{\text{SD}}$  correction, with and without SHE are provided for comparison with the simulated curves<sup>[24, 25]</sup>.

As  $L_G$  decreases,  $\lambda_0/l_0$  in both “DC” and “pulse” cases increase while that extracted from pulsed  $I$ - $V$  measurements increases more. This result indicates that self-heating may have more effects for devices with shorter  $L_G$ . For sub-100 nm devices, using DC measurement to estimate the backscattering parameters may not cause large discrepancies but for FinFETs with sub-50 nm or even smaller gate length, pulsed  $I$ - $V$  method would be more accurate for the extraction of backscattering parameters.

Fig. 11 compares the ballistics of FinFETs, FDSOI planar Si and Ge FETs. The trendline in the figure is obtained based on a numerical fitting model<sup>[24, 25]</sup>. A higher  $B_{\text{sat}}$  indicates a more temperature-independent carrier transport, or in other words, the performance of a transistor is more independent of the phonon scattering and mobility. According to the figure, FinFET technology exhibits superior ballistics especially for those with improved S/D parasitic resistance and smaller gate length. From this perspective, improving the ballistics of FinFETs could decrease the dependency of  $I_{\text{Dsat}}$  on the working temperature, and therefore mitigate the SHE on the device performance, which is quite severe in the 3D structured ultrascaled transistors.

### 3.2. Bias temperature instability and hot carrier injection

Biased temperature instability (BTI) and hot carrier degradation (HCD) are the two main factors determining the lifetime of a transistor. With the scaling down of conventional transistors, negative bias temperature instability (NBTI) has become a major aging issue for p-channel MOSFETs while positive bias temperature instability (PBTI) gets unobvious for n-channel transistors<sup>[65–67]</sup>. NBTI during device operation generates dangling bonds at the gate stack interface, causing a lot of charge trapping at the interface, and therefore, worsening the device performance, in terms of a threshold voltage shift ( $\Delta V_T$ ), an increase in SS, a decrease in transconductance ( $g_m$ ) and  $I_{\text{ON}}$  etc. In addition, as mentioned in Section 3.1, SHE gets increasing prominent for 3D structured transistors with nanoscale dimensions. What’s worse, as SiGe raised source/drain (RSD) technique is commonly adopted in the p-channel device process by the industry, the lower  $R_{\text{th}}$  of SiGe (shown in Fig. 7) aggravates the SHE in the p-channel MuGFETs. Therefore, it could be anticipated that NBTI will be a dominant device aging factor in MuGFET CMOS circuits.




Fig. 12. (Color online) The change of interface trap density  $\Delta N_{\text{it}}$  as the fin density and  $V_D$  increase for bulk FinFETs. The stress time  $t_{\text{stress}}$  is 1000 s<sup>[23]</sup>.




Fig. 13. (Color online) Aging contribution from NBTI, PBTI, NHCD, and PHCD are compared for 14 and 10 nm technology nodes. Since the improvement in NBTI from 14 to 10 nm node could compensate the aggravation of HCD for both p- and n-FinFETs, the end-of-line (EOL) drive for the 10 nm node actually improves by 1.65 times<sup>[45]</sup>.

For quite a period of time along the roadmap of Moore’s law, HCD is no longer an issue on the aging of CMOS<sup>[23]</sup>. However, as the device architecture evolves to the more complicated 3D structures, HCD has re-appeared to be a crucial issue in both the n- and p-channel MuGFETs. Again, owing to the more severe SHE in p-MuGFETs, the HCD of them is more significant than that of the n-MuGFETs, although the activation energy and the carrier effective mass are much higher for the former. Besides, as compared with the nanoscale planar transistors with negligible SHE, the heat generated in the MuGFET channel will elevate the lattice temperature. Therefore, although HCD occurs at high  $V_D$  where the vertical field is much reduced, the SHE-induced high temperature will still result in obvious NBTI, making it difficult to differentiate the amount of contribution for device aging between HCD and NBTI for p-MuGFETs. Samsung studied<sup>[23]</sup> the impact of SHE on the change of interface trap density  $\Delta N_{\text{it}}$  as the fin density and  $V_D$  vary for bulk FinFETs, as shown in Fig. 12. Increasing fin density will aggravate the SHE, therefore, speeding up the generation of  $N_{\text{it}}$ . As  $N_{\text{it}}$  will affect both BTI and HCD-induced  $\Delta V_T$ , it could be concluded that even at high  $V_D$  where the vertical field is lessened, for devices suffering from severe SHE, NBTI still plays an important role in the




Fig. 14. (Color online) Comparison of SS and  $I_{ON}/I_{OFF}$  ratio at various  $L_G$  for MuGFETs with novel high-mobility channels<sup>[76–83]</sup>.

total shift of threshold voltage, or in other words, the lifetime of MuGFETs.

Fig. 13 summarizes the estimated aging contribution for HCD and BTI for both p- and n-channel FinFET from Intel, based on its 14 and 10 nm node FinFETs<sup>[45]</sup>. For both nodes, PBTI keeps negligible while the aging contribution from NBTI is reduced for 10 nm node. The general aggravation in reliability degradation from 14 to 10 nm node comes more from the HCD. With the existence of SHE, the portion of p-MuGFET HCD (PHCD) increases more than 2 times, while that for n-MuGFET HCD (NHCD) increases less.

With the aggressive scaling down of MuGFETs, BTI and HCI are not the only reliability issues in the MuGFET technologies. Reliability topics like electromigration<sup>[68, 69]</sup>, device-to-device variation<sup>[70, 71]</sup>, cycle-to-cycle variation<sup>[70]</sup>, random telegraph noise<sup>[72, 73]</sup>, dielectric breakdown characteristics<sup>[74, 75]</sup> etc. are also get more severe. To improve the reliability and lifetime of MuGFETs, gate stack quality and device structures need to be optimized. For example, as also shown in Fig. 13, with higher annealing temperature, the defects in the gate stack from 14 to 10 nm are reduced, leading to an obvious reduction of NBTI for 10 nm node transistors. The great reduction in NBTI could cancel off the large increase of degradation from PHCD and NHCD, leading to an overall increase of the end-of-life (EOL) drive. However, increasing thermal budget leads to junction lateral movement, which degrades the HC lifetime as well as the gate oxide quality. The state-of-the-art MuGFET technology, like novel contact material selection, self aligned contact-over-active-gate (COAG)<sup>[45, 66]</sup> and new isolation designs etc, helps to increase the packing density and device performance, but unavoidably degrades the transistor and circuit reliability. The aggressive gate pitch reduction also worsens the HCD and intrinsic gate dielectric breakdown. Therefore, more work on process co-optimization needs to be done to balance the trade-off among device performance, cost per function, and reliability.

#### 4. Future trends

Although Si CMOS technology is still the sole choice for mass production of IC chips by the industry, in-depth research has been done to explore and pursue novel material transistors with higher-mobility beyond Si MOSFETs. III-V compound, Ge and GeSn channel MOSFETs were demon-

strated to overcome the mobility limit of the traditional Si transistors<sup>[76–83]</sup>. Although these novel materials exhibit superior intrinsic mobility than Si, the interfaces of them with gate dielectrics are quite defective, leading to worse device performance and reliability, which hinders the replacement of current Si CMOS technology which these novel material technologies.

To overcome the interface problems, in the past ten years, various passivation techniques were examined on the novel channel transistors<sup>[84–89]</sup>. For Ge MOSFETs, the interface passivation with ultrathin  $GeO_x$  layer grown by plasma post oxidation method<sup>[88]</sup>, quantum confined passivation layers (InAlP<sup>[85]</sup> or Si<sup>[86]</sup>), and high pressure passivation technique<sup>[87]</sup> etc, are demonstrated to sufficiently improved the mobility of Ge MOSFETs by either reducing the  $N_{it}$ , or confining the carrier transport away from the interface. Based on these effective passivation techniques, high performance SiGe, Ge, GeSn and III-V compound MuGFETs were fabricated, demonstrating excellent control of SCEs and On-current performance. Fig. 14 benchmarks the SS and  $I_{ON}/I_{OFF}$  ratio for several high performance MuGFETs with novel channel materials<sup>[76–83]</sup>. The reliability issue of high mobility MuGFETs is another concern when considering their possibility to be the future generation of CMOS. It is reported the interface between SiGe and high- $\kappa$  metal gate (HKMG) is better than either the Si/HKMG or Ge/HKMG interface<sup>[90]</sup>, which enables the possible implementation of SiGe 3D CMOS with high performance and reliability for commercialized IC applications. For MuGFETs with other channel materials, interface engineering is still a very important technical challenge which needs to be solved in the future.

#### 5. Conclusion

3D structured MuGFETs with several different gate stack technologies were reviewed in this work. With more degree of gate wrapping over the transistor channel, excellent control of SCEs and volume inversion of channel can be achieved, demonstrating Si MuGFETs with superior electrostatic characteristics. For 14 nm technology node and beyond, the difficulties in process integration and co-optimization are discussed, as so to further improve the device performance and reliability. The carrier transport characteristics, BTI and HCI aging for Si MuGFETs with severe SHE were also investig-



ated. At the end of the review, the possible future MuGFETs with novel high-mobility channels were discussed and compared. To make it possible to replace the current high performance Si MuGFETs, process optimization is still necessary to improve the gate stack quality and source/drain junctions.

## Acknowledgements

The authors would like to express their deep gratitude to Prof. Hanming Wu from the School of Micro-nano Electronics, Zhejiang University for his valuable and inspiring discussion with the authors. This work was supported by Zhejiang Provincial Natural Science Foundation of China under Grant LR18F040001, LY19F040001, and the Opening Project of Key Laboratory of Microelectronic Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences.

## References

- [1] Hofstein S R, Heiman F P. The silicon insulated-gate field-effect transistor. *Proc IEEE*, 1963, 51, 1190
- [2] Moore G. Cramming more components onto integrated circuits. *Electronics*, 1965, 38, 114
- [3] Thompson S E, Armstrong M, Auth C, et al. A 90-nm logic technology featuring strained-silicon. *IEEE Trans Electron Devices*, 2004, 51, 1790
- [4] Mistry K, Allen C, Auth C, et al. A 45 nm logic technology with high-k metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging. *IEEE International Electron Devices Meeting*, 2007, 247
- [5] Auth C, Allen C, Blattner A, et al. A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. *Symp VLSI Technol VLSIT*, 2012, 131
- [6] Balestra F, Cristoloveanu S, Benachir M, et al. Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance. *IEEE Electron Device Lett*, 1987, 8, 410
- [7] Hisamoto D, Kaga T, Kawamoto Y, et al. A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET. *International Technical Digest on Electron Devices Meeting*, 1989, 833
- [8] Huang X J, Lee W C, Kuo C, et al. Sub 50-nm FinFET: PMOS. *IEEE International Electron Devices Meeting*, 1999, 67
- [9] Hisamoto D, Lee W C, Kedzierski J, et al. FinFET – a self-aligned double-gate MOSFET scalable to 20 nm. *IEEE Trans Electron Devices*, 2000, 47, 2320
- [10] Doyle B S, Datta S, Doczy M, et al. High performance fully-depleted tri-gate CMOS transistors. *IEEE Electron Device Lett*, 2003, 24, 263
- [11] Kedzierski J, Fried D M, Nowak E J, et al. High-performance symmetric-gate and CMOS-compatible  $V_t$  asymmetric-gate FinFET devices. *IEEE International Electron Devices Meeting*, 2001, 19.5.1
- [12] Yang F L, Chen H Y, Chen F C, et al. 25 nm CMOS Omega FETs. *IEEE International Electron Devices Meeting*, 2002, 255
- [13] Ho B, Sun X, Xu N, et al. First demonstration of quasi-planar segmented-channel MOSFET design for improved scalability. *IEEE Trans Electron Devices*, 2012, 59, 2273
- [14] Colinge J P, Gao M H, Romano-Rodriguez A, et al. Silicon-on-insulator 'gate-all-around device'. *International Technical Digest on Electron Devices*, 1990, 595
- [15] Monfray S, Skotnicki T, Morand Y, et al. 50 nm-gate all around (GAA)-silicon on nothing (SON)-devices: A simple way to co-integration of GAA transistors within bulk MOSFET process. *Symposium on VLSI Technology*, 2002, 108
- [16] Yang F L, Lee D H, Chen H Y, et al. 5nm-gate nanowire FinFET. *Symposium on VLSI Technology*, 2004, 196
- [17] Suk S D, Lee S Y, Kim S M, et al. High performance 5nm radius twin silicon nanowire MOSFET (TSNWFET): Fabrication on bulk Si wafer, characteristics, and reliability. *IEEE International Electron Devices Meeting*, 2005, 181
- [18] Singh N, Agarwal A, Bera L K, et al. High-performance fully depleted silicon nanowire (diameter  $\leq 5$  nm) gate-all-around CMOS devices. *IEEE Electron Device Lett*, 2006, 27, 383
- [19] Barraud S, Previtali B, Vizioz C, et al. 7-levels-stacked nanosheet GAA transistors for high performance computing. *IEEE Symposium on VLSI Technology*, 2020, 1
- [20] Liu S E, Wang J S, Lu Y R, et al. Self-heating effect in FinFETs and its impact on devices reliability characterization. *IEEE International Reliability Physics Symposium*, 2014, 4A.4.1
- [21] Pop E. Energy dissipation and transport in nanoscale devices. *Nano Res*, 2010, 3, 147
- [22] Yin L X, Shen L, Jiang H, et al. Impact of self-heating effects on nanoscale Ge p-channel FinFETs with Si substrate. *Sci China Inf Sci*, 2017, 61, 1
- [23] Son D, Hong K, Shim H, et al. New insight into negative bias temperature instability degradation during self-heating in nanoscale bulk FinFETs. *IEEE Electron Device Lett*, 2019, 40, 1354
- [24] Cheng R, Yu X, Chen B, et al. Investigation of self-heating effect on ballistic transport characterization for Si FinFETs featuring ultrafast pulsed IV technique. *IEEE Trans Electron Devices*, 2017, 64, 909
- [25] Cheng R, Yu X, Chen B, et al. First investigation of hot carrier injection effects on ballistic transport characteristics for SOI MOSFETs featuring ultrafast pulsed IV measurement. *International Reliability Physics Symposium (IRPS)*, 2017, 3E-3
- [26] Lim H K, Fossum J G. Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFETs. *IEEE Trans Electron Devices*, 1983, 30, 1244
- [27] Vellianitis G, van Dal M J H, Witters L, et al. Gatestacks for scalable high-performance FinFETs. *IEEE International Electron Devices Meeting*, 2007, 681
- [28] Bidal G, Huguenin J L, Denorme S, et al. Gate-all-around technology: Taking advantage of ballistic transport. *Proceedings of the European Solid State Device Research Conference*, 2009, 315
- [29] Faynot O, Andrieu F, Weber O, et al. Planar Fully depleted SOI technology: A powerful architecture for the 20nm node and beyond. *IEEE International Electron Devices Meeting*, 2010, 3.2.1
- [30] Loubet N. Nanosheet transistor as a replacement of FinFET for future nodes: device advantages & specific process elements. *IEEE Symposium on VLSI Technology*, 2020, SC1.1
- [31] Doris B, Kim Y H, Linder B P, et al. High performance FDSOI CMOS technology with metal gate and high-k. *Symposium on VLSI Technology*, 2005, 214
- [32] Mistry K, Allen C, Auth C, et al. A 45 nm logic technology with high-k metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging. *IEEE International Electron Devices Meeting*, 2007, 247
- [33] Diaz C H, Goto K, Huang H T, et al. 32nm gate-first high-k/metal-gate technology for high performance low power applications. *IEEE International Electron Devices Meeting*, 2008, 1
- [34] Coquand R, Monfray S, Barraud S, et al. Innovative through-Si 3D lithography for ultimate self-aligned planar double-gate and gate-all-around nanowire transistors. *Symposium on VLSI Technology*, 2013, T226
- [35] Wu C C, Lin D W, Keshavarzi A, et al. High performance 22/20 nm FinFET CMOS devices with advanced high-k/metal gate scheme. *IEEE International Electron Devices Meeting*, 2010, 27.1.1
- [36] Barraud S, Coquand R, Casse M, et al. Performance of omega-shaped-gate silicon nanowire MOSFET with diameter down to 8 nm. *IEEE Electron Device Lett*, 2012, 33, 1526
- [37] Auth C, Allen C, Blattner A, et al. A 22 nm high performance and

- low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. Symposium on VLSI Technology (VLSIT), 2012, 131
- [38] Loubet N, Hook T, Montanini P, et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. Symposium on VLSI Technology, 2017, T230
- [39] Lee S, Cheng C W, Sun X, et al. High performance InGaAs gate-all-around nanosheet FET on Si using template assisted selective epitaxy. IEEE International Electron Devices Meeting (IEDM), 2018, 39.5.1
- [40] Chaudhary A, Kaczer B, Roussel P J, et al. Time dependent variability in RMG-HKMG FinFETs: Impact of extraction scheme on stochastic NBTI. IEEE International Reliability Physics Symposium, 2015, 3B.4.1
- [41] Xu M, Yin H X, Zhu H L, et al. Device parameter optimization for sub-20 nm node HK/MG-last bulk FinFETs. *J Semicond*, 2015, 36, 044007
- [42] Deleonibus S. Ultra-thin films and multigate devices architectures for future CMOS scaling. *Sci China Inf Sci*, 2011, 54, 990
- [43] Jurczak M, Collaert N, Veloso A, et al. Review of FinFET technology. IEEE International SOI Conference, 2009, 1
- [44] Malinowski A, Chen J, Mishra S K, et al. What is killing Moore's Law, challenges in advanced FinFET technology integration. MIXDES - 26th International Conference Mixed Design of Integrated Circuits and Systems, 2019, 46
- [45] Rahman A, Dacuna J, Nayak P, et al. Reliability studies of a 10nm high-performance and low-power CMOS technology featuring 3rd generation FinFET and 5th generation HK/MG. IEEE International Reliability Physics Symposium (IRPS), 2018, 6F.4
- [46] Moroz V. Technology inflection points: Planar to FinFET to nanowire. Int Symp Phys Design, 2016
- [47] Jang D, Bury E, Ritzenthaler R, et al. Self-heating on bulk FinFET from 14nm down to 7nm node. IEEE International Electron Devices Meeting (IEDM), 2015, 11.6.1
- [48] Aksamija Z, Knezevic I. Thermal conductivity of  $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{Ge}_y$  superlattices: Competition between interfacial and internal scattering. *Phys Rev B*, 2013, 88, 155318
- [49] Bury E, Kaczer B, Mitard J, et al. Characterization of self-heating in high-mobility Ge FinFET pMOS devices. IEEE Symp VLSI Technol VLSI Technol, 2015, T60
- [50] Pop E, Sinha S, Goodson K E. Heat generation and transport in nanometer-scale transistors. *Proc IEEE*, 2006, 94, 1587
- [51] Terada Y, Ohkubo K, Mohri T, et al. Thermal conductivity of cobalt-base alloys. *Metall Mater Trans A*, 2003, 34, 2026
- [52] Zhao Y, Qu Y M. Impact of self-heating effect on transistor characterization and reliability issues in sub-10 nm technology nodes. *IEEE J Electron Devices Soc*, 2019, 7, 829
- [53] Chen W C, Cheng R, Wang D W, et al. Electrothermal effects on hot-carrier reliability in SOI MOSFETs—AC versus circuit-speed random stress. *IEEE Trans Electron Devices*, 2016, 63, 3669
- [54] Wang R S, Zhuge J, Liu C Z, et al. Experimental study on quasi-ballistic transport in silicon nanowire transistors and the impact of self-heating effects. IEEE International Electron Devices Meeting, 2008, 1
- [55] Jiang H, Liu X Y, Xu N, et al. Investigation of self-heating effect on hot carrier degradation in multiple-fin SOI FinFETs. *IEEE Electron Device Lett*, 2015, 36, 1258
- [56] Yamane T, Nagai N, Katayama S I, et al. Measurement of thermal conductivity of silicon dioxide thin films using a  $3\omega$  method. *J Appl Phys*, 2002, 91, 9772
- [57] Lundstrom M. Elementary scattering theory of the Si MOSFET. *IEEE Electron Device Lett*, 1997, 18, 361
- [58] Lundstrom M S. On the mobility versus drain current relation for a nanoscale MOSFET. *IEEE Electron Device Lett*, 2001, 22, 293
- [59] Chen M J, Huang H T, Huang K C, et al. Temperature dependent channel backscattering coefficients in nanoscale MOSFETs. IEEE International Electron Devices Meeting, 2002, 39
- [60] Liow T Y, Tan K M, Chin H C, et al. Carrier transport characteristics of sub-30 nm strained N-channel FinFETs featuring silicon-carbon source/drain regions and methods for further performance enhancement. IEEE International Electron Devices Meeting, 2006, 1
- [61] Dixit A, Kottantharayil A, Collaert N, et al. Analysis of the parasitic S/D resistance in multiple-gate FETs. *IEEE Trans Electron Devices*, 2005, 52, 1132
- [62] Tomita R, Kimura H, Yasuda M, et al. Improvement on sheet resistance uniformity of nickel silicide by optimization of silicidation conditions. *Microelectron Reliab*, 2013, 53, 665
- [63] Matsukawa T, Liu Y X, Endo K, et al. Variability origins of parasitic resistance in FinFETs with silicided source/drain. *IEEE Electron Device Lett*, 2012, 33, 474
- [64] Su P H, Li Y M. Determination of source-and-drain series resistance in 16-nm-gate FinFET devices. *IEEE Trans Electron Devices*, 2015, 62, 1663
- [65] Choudhury N, Sharma U, Zhou H M, et al. Analysis of BTI, SHE induced BTI and HCD under full VG/VD space in GAA nano-sheet N and P FETs. IEEE International Reliability Physics Symposium (IRPS), 2020, 1
- [66] Prasad C. A review of self-heating effects in advanced CMOS technologies. *IEEE Trans Electron Devices*, 2019, 66, 4546
- [67] Wang M M, Zhang J Y, Zhou H M, et al. Bias temperature instability reliability in stacked gate-all-around nanosheet transistor. IEEE International Reliability Physics Symposium (IRPS), 2019, 1
- [68] Pande N, Zhou C, Lin M, et al. Characterizing electromigration effects in a 16nm FinFET process using a circuit based test vehicle. IEEE International Electron Devices Meeting (IEDM), 2019, 5.3.1
- [69] Zhang R, Yang K X, Liu T Z, et al. New electromigration model and its potential application on degradation simulation for FinFET SRAM. International Integrated Reliability Workshop (IIRW), 2018, 1
- [70] Liu C Z, Zou J B, Wang R S, et al. Towards the systematic study of aging induced dynamic variability in nano-MOSFETs: Adding the missing cycle-to-cycle variation effects into device-to-device variation. IEEE International Electron Devices Meeting, 2011, 25.4.1
- [71] Wu W K, An X, Jiang X B, et al. Line-edge roughness induced single event transient variation in SOI FinFETs. *J Semicond*, 2015, 36, 114001
- [72] Chen J Z, Nakasaki Y, Mitani Y. Deep insight into process-induced pre-existing traps and PBTI stress-induced trap generations in high-k gate dielectrics through systematic RTN characterizations and ab initio calculations. IEEE Symposium on VLSI Technology, 2016, 1
- [73] Zhan X P, Xi Y F, Wang Q W, et al. Dual-point technique for multi-trap RTN signal extraction. *IEEE Access*, 2020, 8, 88141
- [74] Mei S, Raghavan N, Bosman M, et al. New understanding of dielectric breakdown in advanced FinFET devices—physical, electrical, statistical and multiphysics study. IEEE International Electron Devices Meeting (IEDM), 2016, 15.5.1
- [75] Feijoo P C, Kauerauf T, Toledano-Luque M, et al. Time-dependent dielectric breakdown on subnanometer EOT nMOS FinFETs. *IEEE Trans Device Mater Reliab*, 2012, 12, 166
- [76] Lei D, Lee K H, Bao S Y, et al. The first GeSn FinFET on a novel Ge-SnOI substrate achieving lowest S of 79 mV/decade and record high G<sub>m</sub>, int of 807  $\mu\text{S}/\mu\text{m}$  for GeSn P-FETs. Symposium on VLSI Technology, 2017, T198
- [77] Lei D, Han K Z, Lee K H, et al. GeSn p-FinFETs with sub-10 nm Fin width realized on a 200 mm GeSnOI Substrate: Lowest SS of 63 mV/decade, highest G<sub>m, int</sub> of 900  $\mu\text{S}/\mu\text{m}$ , and high-field  $\mu_{\text{eff}}$  of 275  $\text{cm}^2/(\text{V}\cdot\text{s})$ . IEEE Symposium on VLSI Technology, 2018, 197
- [78] Goh K H, Tan K H, Yadav S, et al. Gate-all-around CMOS (InAs n-FET and GaSb p-FET) based on vertically-stacked nanowires on a Si platform, enabled by extremely-thin buffer layer technology and common gate stack and contact modules. IEEE International

- Electron Devices Meeting (IEDM), 2015, 15.4.1
- [79] Mitard J, Jang D, Eneman G, et al. An in-depth study of high-performing strained germanium nanowires pFETs. *IEEE Symposium on VLSI Technology*, 2018, 83
- [80] Huang Y S, Lu F L, Tsou Y J, et al. First vertically stacked GeSn nanowire pGAAFETs with  $I_{on} = 1850 \mu\text{A}/\mu\text{m}$  ( $V_{ov} = V_{ds} = -1 \text{ V}$ ) on Si by GeSn/Ge CVD epitaxial growth and optimum selective etching. *IEEE International Electron Devices Meeting (IEDM)*, 2017, 37.5.1
- [81] Gu J J, Wang X W, Wu H, et al. 20–80 nm Channel length InGaAs gate-all-around nanowire MOSFETs with EOT = 1.2 nm and lowest SS = 63 mV/dec. *IEEE International Electron Devices Meeting*, 2012, 27.6.1
- [82] Chu C L, Wu K, Luo G L, et al. Stacked Ge-nanosheet GAAFETs fabricated by Ge/Si multilayer epitaxy. *IEEE Electron Device Lett*, 2018, 39, 1133
- [83] Fang W W, Singh N, Bera L K, et al. Vertically stacked SiGe nanowire array channel CMOS transistors. *IEEE Electron Device Lett*, 2007, 28, 211
- [84] Gong X, Han G Q, Bai F, et al. Germanium–tin (GeSn) p-channel MOSFETs fabricated on (100) and (111) surface orientations with sub-400 °C  $\text{Si}_2\text{H}_6$  passivation. *IEEE Electron Device Lett*, 2013, 34, 339
- [85] Gong X, Zhou Q, Owen M H S, et al. InAlP-Capped (100) Ge nFETs with 1.06 nm EOT: Achieving record high peak mobility and first integration on 300 mm Si substrate. *IEEE International Electron Devices Meeting*, 2014, 9.4.1
- [86] Liu B, Gong X, Han G Q, et al. High-performance germanium  $\omega$ -gate MuGFET with Schottky-barrier nickel germanide source/drain and low-temperature disilane-passivated gate stack. *IEEE Electron Device Lett*, 2012, 33, 1336
- [87] Lee C H, Nishimura T, Tabata T, et al. Ge MOSFETs performance: Impact of Ge interface passivation. *IEEE International Electron Devices Meeting*, 2010, 18.1.1
- [88] Zhang R, Iwasaki T, Taoka N, et al.  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  gate stacks with low interface trap density fabricated by electron cyclotron resonance plasma postoxidation. *Appl Phys Lett*, 2011, 98, 112902
- [89] Mitard J, Shea C, DeJaeger B, et al. Impact of EOT scaling down to 0.85 nm on 70 nm Ge-pFETs technology with STI. *VLSI Symp Tech Dig*, 2009, 82
- [90] Franco J, Kaczer B, Mitard J, et al. NBTI reliability of SiGe and Ge channel pMOSFETs with  $\text{SiO}_2/\text{HfO}_2$  dielectric stack. *IEEE Trans Device Mater Reliab*, 2013, 13, 497



**Ying Sun** received the B.S degree in Hefei University of Technology in 2018. She is currently a Ph.D candidate with the College of Micro-Nano Electronics, Zhejiang University. Her research focuses on the device characterization and reliability analysis for advanced CMOS transistors.



**Ran Cheng** received the B.Eng. and Ph.D degrees in Electrical Engineering from National University of Singapore, Singapore in 2009 and 2014, respectively. From late 2014, she joined Zhejiang University. Her research interests include strain engineering, device modelling, fast and cryogenic characterization for advanced transistors. She has authored and co-authored over 50 publications. She is currently an Associate Professor with School of Micro-Nano Electronics, Zhejiang University, China.