ARTICLES

Variation tolerance for high-speed negative capacitance FinFET SRAM bit cell

Yaqian Qian^{1, †}, Shushan Qiao^{1, 2, †}, and Rongqiang Yang¹

¹University of Chinese Academy of Science, Beijing 100049, China ²Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China

Abstract: Negative capacitance FinFET (NC-FinFET) has a promising developmental prospect due to its superior performance in SS < 60 mV/dec (subthreshold swing), especially in SRAM. Noise margin is an important metric to evaluate the performance for SRAM, together with static leakage, read speed, etc. In this paper, we study the effects of the variation of ferroelectric material (thickness, polarization), FinFET critical physical parameters (fin number, channel length) and some ambient factors (working temperature, supply voltage) on the performance of NC-FinFET SRAM within the reasonable fluctuation tolerance range. The SRAM bit cell is analyzed with a basic 6T structure. The impact of fin number and channel length for NC-FinFET SRAM is different from that of conventional FinFETs. Additionally, the ferroelectric material and some other factors are assessed in detail.

Key words: negative-capacitance FinFET (NC-FinFET) SRAM; variation; noise margin; speed

Citation: Y Q Qian, S S Qiao, and R Q Yang, Variation tolerance for high-speed negative capacitance FinFET SRAM bit cell[J]. *J. Semicond.*, 2020, 41(6), 062403. http://doi.org/10.1088/1674-4926/41/6/062403

1. Introduction

The structure of NC-FinFETs is almost the same as Fin-FETs, but the NC layer is positioned between the gate and internal gate, whose structure is MFMIS (metal-ferroelectric-metal-insulator-semiconductor) as shown in Fig. 1^[1]. Compared to another structure — MFIS (metal-ferroelectric-insulatorsemiconductor), it can effectively avoid hysteresis under most cases. Negative capacitance FinFETs (NC-FinFETs) could operate at a sub-60-mv/dec subthreshold swing, as shown in Fig. 2, and a high on-current^[2]. Articles^[3–5] have introduced the compact model consisting of BSIM-CMG and Landau-Khalatnikov (L-K) equations, simulation flows, and characteristics of NC-FinFET, especially in Ref. [6], for a single transistor. The variation of ferroelectric material and some parasitic factors have been deeply analyzed, but the variation tolerance for cell level has not been estimated. As SRAMs occupy a major portion of chip area, a new study to replace FinFETs with NC-FinFETs is meaningful. Two factors: static noise margin (SNM) and write margin (WM) are the main metrics to evaluate the performance of SRAM, and the trade-off between them has always existed. Besides, to estimate the standby state, leakage measurement is essential.

In this paper, we study the effects of the variation of ferroelectric material (thickness, polarization), FinFET critical physical parameters (fin number, channel length) and some ambient factors (working temperature, supply voltage) on the performance of NC-FinFET SRAM with high read speed.

2. Device structure and simulation scheme

Fig. 3 is a schematic of a traditional 6T bit-cell consisting

Correspondence to: Y Q Qian, qianyaqian17@mails.ucas.ac.cn; S S Qiao, qiaoshushan@ime.ac.cn Received 31 AUGUST 2019; Revised 26 JANUARY 2020. ©2020 Chinese Institute of Electronics of NC-FinFETs. This paper will study the performance of SRAM based on the above structure, how to analyze the internal factors and find a better balance will be carried out through the simulation process of Fig. 4. Firstly, the ferroelectric materials commonly used in NCFETs are perovskite ferroelectrics. These materials have good stability. The local temperature is about 500 °C. Therefore, even at high temperatures of 125 °C, The negative capacitance characteristics remain the same, and the performance will not abruptly change due to this temperature. Static noise margin (SNM) is the term used to determine the stability of the SRAM cells. The SNM is the tolerance of the maximum noise voltage for the cross inverters output nodes and the minimum amount of noise to ensure the state is maintained^[7]. For the simulation graphic, SNM is defined as the side of the smaller square that can be fitted inside the "eye" of the butterfly stability. Large SNM



Fig. 1. (Color online) the structure of NC-FinFET.



Fig. 2. (Color online) The subthreshold swing improved by NC compared to the baseline.



Fig. 3. The schematic of traditional 6T SRAM-cell.



Fig. 4. The simulation flow chart for analysis the performance variation for the 6T SRAM, and the compact model is the BSIM-CMG cooperating L-K equations.

means the cell will not be disturbed easily during the read operation. The write margin (WM) is the maximum bit-line voltage to flip the node from 1 to 0^[8]. The larger the WM is, the faster the write speed will be. SNM and WM are separately associated with the ratios of pass gate transistor (PG), pass down transistor (PD) and pull up transistor (PU) on-currents, the former can be presented as $\frac{l_{on_PG}}{l_{on_PD}}$, and the latter as $\frac{l_{on_PD}}{l_{on_PU}}$. The drive voltage and current are difficult to control because of the variation of a single device, so by modifying the negative capacitance material, the basic features of the FinFET or the other conditions, the performance of SRAM will be quite distinguishable.

Even under the same process, n-type and p-type transistors present different performances, especially the threshold



Fig. 5. (Color online) The V_T mismatch between n-type and p-type NC-FinFET under the same process: when the thickness of ferroelectric material increases, the mismatch gets worse.

voltage ($V_{\rm T}$). Fig. 5 confirms the above conclusions. It can be seen that as the thickness of the ferroelectric increases, the $V_{\rm T}$ mismatch between the two transistors becomes more serious. The threshold voltage of the ferroelectric material is negative, so the V_{T} of a NC-FinFET will be lower compared to the baseline FinFET. The threshold voltage of the device is the minimum voltage required to turn on the transistor, which is closely related to the gate control capability of the device itself. The study of this work is based on the actual taped-out FinFET data, the mismatch between n-type and ptype transistors is small, but as T_{fe} increases, the V_T variation degree of the two is not consistent due to the difference of the carrier transport mechanism between them. The grid-control capability of n-type NC-FinFETs will become weaker with the increase of ferroelectric thickness, while the p-type will be relatively slow. So, as the $T_{\rm fe}$ increases, the $V_{\rm T}$ mismatch will increase. In order to observe the tolerance variation on cell level, the same change will be applied for the whole SRAM cell. To evaluate the stability of NC-FinFET SRAM cells, first of all, under a fixed FinFET baseline and working environment, by changing the ferroelectric material the single transistor showed that as the thickness of the ferroelectric decreased, the negative DIBL phenomenon will be more apparent. A suitable choice of polarization is difficult to a certain extent, so in this work we refer to the parameters in paper^[9]. Having found appropriate NC parameters, the modification for the baseline FinFET is carried on to determine whether or not the changing trend of NC-FinFET SRAM is similar to the baseline FinFET SRAM. Increasing fin number to boost the drive current of SRAM is the industry technique, so changing the fin number in cooperation with baseline SRAM will be verified. Furthermore, a perfect channel length could be optimized in a different technology generation, and this factor will also be analyzed. Finally, we will discuss some other impact after discovering the best parameters for NC-FinFET SRAM. In Ref. [10], conclusions can be drawn that the SNM of SRAM tends to decrease with the increasing temperature, and the WM shows the opposite tendency. Besides, the supply voltage is limited. Although a large drive voltage is beneficial to speed, it will lead to the power consumption of the SRAM cell increasing exponentially. Therefore we will find out the smallest supply voltage for NC-FinFET SRAM to work normally.

3. Results and discussion

Followed by all the above simulation flows, some phenom-



Fig. 6. (Color online) (a) Read speed, (b) leakage, (c) SNM, and (d) WM of NC-FinFET SRAM influenced by the thickness of ferroelectric material.

ena can be observed from the graphs. Firstly, we will study the integration of ferroelectric material and basic FinFET even though the polarization is difficult to extract from the figure, while the recently proposed SPICE model of ferroelectric material in Ref. [11] utilizes a very complex circuit to express the nonlinear dependence of V_{FE} upon polarization (P). P is self-consistently equal to gate charge (Q_{α}) of the FinFET. Hence, the model is independent of FinFET parameters^[12]. We choose the appropriate parameters to make sure the ferroelectric works well. Considering the industry process, unitive (uniform) change will be implemented in the whole SRAM cell consisting of different transistors. Secondly, the larger thickness of the ferroelectric material (T_{fe}) improves the read speed distinctly as has been shown in Fig. 6(a). An explanation for this phenomenon is that the ferroelectric works perfectly with the baseline in a reasonable range and the conclusions related with T_{fe} in Ref. [13] are almost the same. The influences on other performances-static leakage, SNM and WM—is shown in Figs. 6(b)-6(d). The changing tendency between static leakage and T_{fe} is same, so a small thickness is needed for ultra-low power SRAM. Differing from the single change trend, the SNM and WM is fluctuant with increasing $T_{\rm fe}$. When the thickness of the ferroelectric is 5 nm, SNM reaches its maximum value. As the thickness of the ferroelectrics continues to increase, SNM decreases; the main cause of this phenomenon is the large $V_{\rm T}$ mismatch in SRAM. Consistent with the trend of SNM, WM shows a declining trend when $T_{\rm fe}$ equals 5 nm. In order to avoid an unstable state, 1 to 3 nm is the best choice. In this range, the SNM and WM is relatively balanced without a large trade-off between them. The formula is listed to further investigate the influence of $T_{\rm fe}$ to the cell:

$$V_{fe} = 2\alpha_{fe}t_{fe}Q_{fe} + 4\beta_{fe}t_{fe}Q_{fe}^3 + 6\gamma_{fe}t_{fe}Q_{fe}^5 + \rho_{fe}t_{fe}\frac{dQ_g}{dt}, \quad (1)$$

$$C_{\rm fe} = \frac{1}{2\alpha_{\rm fe}t_{\rm fe} + 12\beta_{\rm fe}t_{\rm fe}Q_{\rm fe}^2 + 30\gamma_{\rm fe}t_{\rm fe}Q_{\rm fe}^4}.$$
 (2)

Refs. [14, 15] explain that the C_{FE} should be a little larger than $C_{baseline}$, and the large discrepancy will lead to a mismatch between negative capacitance and FinFET capacitance, while the coefficient is fixed, so the thicker the ferroelectric material becomes, more serious the mismatch problem will be. The work function is associated with the gate structure, so the relationship between ferroelectric and baseline needs further research. Furthermore, the reliability is still unclear.

Secondly, having fixed the parameters of ferroelectric material, in this part, we have analyzed the critical metrics of the baseline. As with the above operation, all the changes are the same for the whole SRAM cell. Increasing the fin number (N_{fin}) of the NC-SRAM cell, the influences basically conforms to the baseline. In detail, read speed is remarkably improved since the increase of N_{fin} contributes to the current, as shown in Fig. 7(a). Meanwhile, in Fig. 7(b), the leakage problem gets worse because increasing the fin number is equivalent to making the width longer, resulting in the leakage path being broadened. Some other metrics are shown in Figs. 7(c) and 7(d), the change of SNM and WM is not evident, but we can still see that when the fin number is only 1, both of them are better. The tendency is not parallel to the baseline, so the fin number of NC-FinFET should harmonize with the baseline SRAM cell. Another parameter: channel length (L_{α}) is also vital to the NC-FinFET SRAM cell. In principle, the read speed will slow down while the L_{α} increases for the reason that the voltage and current controlled by gate is enhanced in a



Fig. 7. (Color online) (a) Read speed, (b) leakage, (c) SNM, and (d) WM of NC-FinFET SRAM influenced by the fin number of baseline with fixed FE thickness 3 nm.



Fig. 8. (Color online) (a) Read speed, (b) leakage, (c) SNM, and (d) WM of NC-FinFET SRAM influenced by the channel length of baseline with one fin.

short-channel device. The NC-SRAM cell optimizes the read speed well obeying the above rules. In the cell level, the leakage problem is presented in Fig. 8(b), the leakage problem is gradually improved because the short channel will lead to larger junction leakage. The more detail causes can be deduced from the formula^[16]:

$$s_{\text{standby}} = I_{\text{sub}(\text{PU})} + I_{\text{sub}(\text{PD})} + I_{\text{sub}(\text{PG})} + I_{\text{gate}(\text{PU})} + I_{\text{gate}(\text{PD})} + I_{\text{gate}(\text{PG})}$$
(3)
+ $I_{\text{iunc}(\text{PU})} + I_{\text{iunc}(\text{PD})} + 3I_{\text{iunc}(\text{PG})}.$

Y Q Qian et al.: Variation tolerance for high-speed negative capacitance FinFETSRAM bit cell



Fig. 9. (Color online) (a) Read speed, (b) leakage, (c) SNM, and (d) WM of NC-FinFET SRAM influenced by temperature with one fin and supply voltage ranges from 0.5 to 0.7 V.

In the formula, the factor most severely influenced by length is I_{junction} . So, to some extent, the correspondence between the ferroelectric material and baseline mainly account for the leakage, which means the channel length determines the static power of the cell. From Fig. 8(c), the SNM is almost maintained under the same voltage, but a little abnormal phenomenon occurs when the supply voltage is 0.8 V. To account for this, the SNM can be expressed^[17]:

$$SNM_{6T} = V_{T} - \frac{1}{K+1} \times \left[\frac{V_{DD} - \frac{2r+1}{r+1}V_{T}}{1 + \frac{r}{K(r+1)}} - \frac{V_{DD} - 2V_{T}}{1 + K\frac{r}{q} + \sqrt{\frac{r}{q}\left(1 + 2k + \frac{r}{q}k^{2}\right)}} \right],$$
(4)

$$r = ratio = \frac{\beta_d}{\beta_a},$$
 (5)

$$q = \frac{\beta_{\rm p}}{\beta_{\rm a}},\tag{6}$$

$$k = \frac{r}{r+1} \left(\sqrt{\frac{r+1}{r+1 - \frac{v_{s}^{2}}{v_{r}^{2}}} - 1} \right),$$
(7)

$$v_{\rm s} = V_{\rm DD} - V_{\rm T}, \qquad (8)$$

$$V_{\rm r} = v_{\rm s} - \frac{rV_{\rm T}}{r+1}.$$
(9)

In this paper, the size of the PD, PU and PG are all the same, so r and q are equal to 1. To analyze the influence of the channel length for SNM, the V_{DD} will be fixed to 0.8 V, then we get following formula:

$$SNM_{6T} = V_{T} - \frac{0.8(3k+2) - 2V_{T}(2k+1)}{4(k+1)(2+k)},$$
 (10)

$$k = \frac{1}{2} \sqrt{\frac{2}{2 - \left(\frac{0.8 - V_{\rm T}}{0.8 - \frac{3}{2}V_{\rm T}}\right)^2} - 1.}$$
 (11)

The conclusion can be drawn that in this case, SNM has the same change tendency with the V_{T} , while V_{T} is almost determined by channel length. So the V_{T} reflects the SNM. Conversely, the WM drops mildly. From all of above, the channel length is not only important to the baseline SRAM but also sensitive to the NC-FinFET SRAM. An appropriate channel length maybe the key factor for the whole NC-FinFET SRAM. Apart from that, in all figures the supply voltage also affects the performance. Most of the metrics conform to normal rules except SNM and WM under special cases. The range of supply voltages ensuring the NC-FinFET SRAM works correctly will be discussed after fixing all the above parameters with best choice. From all the graphics, the best voltage for the cell can be chosen between 0.5 to 0.7 V, making low power significant. Fig. 9 presents the temperature infection. It has been mentioned the structure chosen in this article is MFMIS. The interconnection between the metallic and ferroelectric layers is based on the principle of self-continuity of

Y Q Qian et al.: Variation tolerance for high-speed negative capacitance FinFETSRAM bit cell

charge, because the ferroelectric layer and the metal layer share only charge, but the material itself is not compatible. When the temperature is 125 °C, the ferroelectric remains stable and the metal layer will not migrate. Therefore, under reasonably high temperature, the device itself is in a stable state. Read speed is almost flat while static leakage abruptly rises under higher temperature. The SNM declines slightly while WM increases gently.

4. Conclusion

Based on an ordinary and reasonably proper SPICE model of ferroelectrics, the performance of a NC-FinFET SRAM cell is presented. We discussed the variation tolerance for the NC-FinFET SRAM cell. A small T_{fe} ranging from 1 to 3 nm exhibits a better performance while sacrificing little speed. Small N_{fin} is the better choice in this paper due to the fact that SNM and WM barely change when the fin number increases but the leakage problem becomes serious. Channel length is limited to within 6 nm, due to the fact that trade-off among leakage, SNM and WM cannot be eliminated, except under small channel length, and the read speed and WM is perfect while the leakage problem can be cleaned up by making NC-Fin-FET SRAM work under a low supply voltage. Therefore, a reasonable supply voltage range is 0.5 to 0.7 V. This work utilizes its low power advantage meanwhile ensuring performance. Considering the application in industry, both low and high temperatures can be tolerated, ranging from –40 to 125 $^\circ\!\mathrm{C}$ which is the detection range commonly used in process.

Acknowledgements

This work was supported in part by the University of Chinese Academy of Science and SMIC

References

- Li K, Chen P, Lai T, et al. Sub-60mV-swing negative-capacitance Fin-FET without hysteresis. IEEE International Electron Devices Meeting (IEDM), 2015, 22
- [2] Lin C, Khan A I, Salahuddin S, et al. Effects of the variation of ferroelectric properties on negative capacitance FET characteristics. IEEE Trans Electron Devices, 2016, 63(5), 21972199
- [3] Khandelwal S, Khan A I, Duarte J P, et al. Circuit performance analysis of negative capacitance FinFETs. IEEE Symposium on VLSI Technology, 2016, 1

- [4] Ko E, Lee H, Goh Y, et al. Sub-60-mV/decade negative capacitance FinFET with sub-10-nm hafnium-based ferroelectric capacitor. IEEE J Electron Devices Soc, 2017, 5(5), 306309
- [5] Ota H, Fukuda K, Ikegami T, et al. Perspective of negative capacitance FinFETs investigated by transient TCAD simulation. IEEE International Electron Devices Meeting (IEDM), 2017, 15
- [6] Khandelwal S, Duarte J P, Khan A I, et al. Impact of parasitic capacitance and ferroelectric parameters on negative capacitance Fin-FET characteristics. IEEE Electron Device Lett, 2017, 38(1), 142144
- [7] Banga H, Agarwal D. Single bit-line 10T SRAM cell for low power and high SNM. International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE), 2017, 433
- [8] Zhang G, Li Y, Yu S F. Techniques to improve read noise margin and write margin for bit-cell of 14 nm FINFET node. China Semiconductor Technology International Conference, 2015, 1
- [9] Chen K T, Gu S S, Lee M H. Ferroelectric HfZrO_xFETs on SOI substrate with reverse-DIBL (drain-induced barrier lowering) and NDR (negative differential resistance). IEEE J Electron Devices Soc, 2018, 6, 900904
- [10] Aziz A, Ghos S, Datta S, et al. Physics-based circuit compatible SPICE model for ferroelectric transistors. IEEE Electron Device Lett, 2016, 37(6), 805808
- [11] Kumar V, Shrivatava R K, Padaliya M M. A temperature compensated read assist for low V_{min} and high performance high density 6T SRAM in FinFET technology. 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID), 2018, 447
- [12] Li Y, Yao K, Samudra G S. Delay and power evaluation of negative capacitance ferroelectric MOSFET based on SPICE model. IEEE Trans Electron Devices, 2017, 64(5), 24032408
- [13] Dutta T, Pahwa G, Trivedi A R, et al. performance evaluation of 7nm node negative capacitance FinFET-based SRAM. IEEE Electron Device Lett, 2017, 38(8), 1161
- [14] Pahwa G, Dutta T, Agarwal A, et al. Analysis and compact modeling of negative capacitance transistor with high on-current and negative output differential resistance—Part I: model description. IEEE Trans Electron Devices, 2016, 63(12), 4981
- [15] Pahwa G, Dutta T, Agarwal A, et al. Analysis and compact modeling of negative capacitance transistor with high on-current and negative output differential resistance—Part II: model validation. IEEE Trans Electron Devices, 2016, 63(12), 4986
- [16] Dong Q, Ma Y N, Chen H, et al. A novel method for accurate measurement and decoupling of SRAM standby leakage. IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, 2012, 1
- [17] Prasad G, Kusuma R. Statistical (M-C) and static noise margin analysis of the SRAM cells. Students Conference on Engineering and Systems (SCES), 2013, 1