# A survey of FPGA design for AI era

## Zhengjie Li, Yufan Zhang, Jian Wang, and Jinmei Lai<sup>†</sup>

State Key Lab of ASIC and System, School of Microelectronics, Fudan University, Shanghai 201203, China

**Abstract:** FPGA is an appealing platform to accelerate DNN. We survey a range of FPGA chip designs for AI. For DSP module, one type of design is to support low-precision operation, such as 9-bit or 4-bit multiplication. The other type of design of DSP is to support floating point multiply-accumulates (MACs), which guarantee high-accuracy of DNN. For ALM (adaptive logic module) module, one type of design is to support low-precision MACs, three modifications of ALM includes extra carry chain, or 4-bit adder, or shadow multipliers which increase the density of on-chip MAC operation. The other enhancement of ALM or CLB (configurable logic block) is to support BNN (binarized neural network) which is ultra-reduced precision version of DNN. For memory modules which can store weights and activations of DNN, three types of memory are proposed which are embedded memory, in-package HBM (high bandwidth memory) and off-chip memory interfaces, such as DDR4/5. Other designs are new architecture and specialized AI engine. Xilinx ACAP in 7 nm is the first industry adaptive compute acceleration platform. Its AI engine can provide up to 8X silicon compute density. Intel AgileX in 10 nm works coherently with Intel own CPU, which increase computation performance, reduced overhead and latency.

## Key words: FPGA; DNN; Low-precision; DSP; CLB; ALM

**Citation:** Z J Li, Y F Zhang, J Wang, and J M Lai, A survey of FPGA design for AI era[J]. J. Semicond., 2020, 41(2), 021402. http://doi.org/10.1088/1674-4926/41/2/021402

## 1. Introduction

Since AlexNet<sup>[1]</sup> won the ImageNet race at 2012, AI, more specifically DNN (deep neural network), has made many break-throughs in the area of computer vision, speech recognition, language translation, computer games, etc.<sup>[2]</sup>. Many high-tech firms, such Amazon, Baidu, Facebook, Google, etc., claim they are "Al company"<sup>[3]</sup>. We believe the future is an Al era.

CNN is one type of DNN mainly used in the computer vision area.  $CNN^{[4, 5]}$  such as AlexNet has five convolutional layers, two pooling layers and three fully connected layers. A convolutional layer extracts feature from input feature maps by shifting  $K \times K$  kernel with stride *S*, and generates one pixel in one output feature map. Convolutional layers consist of intensive multiplication and accumulation (MAC) operations. Pooling layers complete sub-sampling functions. Fully connected (FC) layers<sup>[6]</sup> means neurons of one FC layer are fully connected to neurons of next FC layer which is good at classification.  $RNN^{[6]}$  is another type of DNN mainly used in sequential data processing, RNN is composed of fully connected layers with feedback paths and gating operations.

DNN makes AI reach and surpass a human's ability in many tasks. The increased performance of DNN is at the cost of increased computation complexity and more memory. For example, compared to AlexNet, VGG-16<sup>[7]</sup> improve the accuracy of top-1 image classification by 11%, but its model size increases 2.3 times. Low-precision computation can ease this kind of problem. Gysel *et al.*<sup>[8]</sup> propose a model approximation framework which use a fixed point instead of a floating point. Han *et al.*<sup>[9]</sup> find the accuracy of ImageNet database de-

Correspondence to: J M Lai, jmlai@fudan.edu.cn Received 26 SEPTEMBER 2019; Revised 19 OCTOBER 2019. ©2020 Chinese Institute of Electronics creases less than 0.5% when using 16-bit fixed point in DNN model. Technology, such as incremental network quantization<sup>[10]</sup> and wide reduced-precision networks (WRPN)<sup>[11]</sup>, can reduce the precision further, without noticeable decrease of the accuracy, the precision can be reduced from 8/4 bit to 3/2 bit. BNN<sup>[12]</sup> (binarized neural network) is an ultra-reduced precision neural network which reduces model's weights and activation values to single bit. Low-precision computation can largely reduce MAC and memory resources compared to full-precision computation<sup>[13]</sup>. However, some DNN or even some layers of one DNN needs high-accuracy floating point computation.

GPU<sup>[2, 3]</sup> is largely used at the training stage of the DNN model, because it provides floating point accuracy and parallel computation, it also has a well-established ecosystem. At inference stage of DNN model, GPU consumes more energy which cannot be tolerated in edge devices. FPGA<sup>[2–5,13]</sup> can be reconfigured to implement the latest DNN model, and has less power consumption than GPU. This is the reason Microsoft use FPGA in its cloud services. ASIC<sup>[2, 3]</sup> can get high performance, but it has high NRE cost and time-to-market is not acceptable. Since new DNN models keep coming up, AS-IC is not good choice to implement DNN model.

Reconfigurability, customizable dataflow and data-width, low-power, and real-time, makes FPGA an appealing platform to accelerate CNN. But the performance of the CNN accelerator is limited by computation and memory resource on FP-GA. Zhang *et al.*<sup>[5]</sup> builds a roofline model which helps to find the solution with best performance under limited FPGA resource requirement. Qiu *et al.*<sup>[6]</sup> find convolutional layers are compute-intensive layers. Fully-connected layers are memoryintensive layers. They propose various techniques, such as dynamic-precision data quantization, to improve the bandwidth and resource utilization.



Fig. 1. (Color online) Simplified architecture of (a) baseline DSP and (b) enhanced DSP.

Though we can apply various techniques<sup>[5, 7, 13]</sup> to improve the performance of inference accelerators on present FPGA, the most direct way is to redesign the FPGA chip. In order to meet evolving DNN requirements, the academic community and FPGA Vendors put a lot of effort into redesign of the FPGA chip. For DSP module, in order to support low-precision multiplication, Boutros<sup>[14]</sup> improve the DSP block, makes it support 9-bit and 4-bit multiplication. DSP block<sup>[15]</sup> of Intel AgileX support Bfloat16 and INT8 computation. In order to support high-accuracy, Intel<sup>[15]</sup> and Xilinx<sup>[16]</sup> design their DSP to support float point computation.

For the ALM module, in order to support low-precision MAC, Boutros<sup>[17]</sup> improved the ALM (adaptive logic module) with an extra carry chain, or 4-bit adders, or shadow multipliers. These changes make ALM more suitable to low-precision MAC operation. In order to better implement BNN, Kim *et al.*<sup>[18]</sup> propose two modifications on ALM and CLB (configurable logic block), makes ALM and CLB can improve the logic density of FPGA BNN implementations.

For the memory module, Xilinx<sup>[16]</sup> and Intel<sup>[15]</sup> provide three types of memory which are embedded memory, in-package HBM (high bandwidth memory) and off-chip memory interfaces, such as DDR4/5.

Other design considerations include new architecture or specialized AI processor. Xilinx provides ACAP<sup>[16]</sup> (adaptive compute acceleration platform) in 7 nm. ACAP also provides specialized AI engine<sup>[19, 20]</sup> which can increase compute density by 8X with 50% lower power. Intel provides AgileX<sup>[15]</sup> in 10 nm with compute express link (CXL), which is a high-performance, low-latency cache- and memory coherent interface between Intel CPUs.

## 2. DSP module design for AI

With acceptable accuracy, low-precision can make FPGA implement more MAC operations, which improves computation performance. So, one design of DSP for AI is to make DSP support low-precision multiplication. However, some DNN or even some layers of one DNN need high-accuracy floating point computation. So, the other design of DSP for AI is to make DSP support floating-point MAC operation.

#### 2.1. Low-precision design

Most of MAC operations are done by DSP module in FPGA. Boutros *et al.*<sup>[14]</sup> finds commercial FPGA, such as Intel Arria 10<sup>[21]</sup> and Stratix 10<sup>[22]</sup> FPGA, do not natively provide low-precision multiplication below 18-bit. So, they redesigned the DSP module to support low-precision operation. The enhanced DSP blocks support 9-bit and 4-bit multiplication.

First, they built a base-line DSP which looks like the one in Arria-10 Intel FPGA, it can perform one 27-bit multiplication, and two 18-bit multiplication. Its maximum operation frequency is 600 MHz. Fig. 1(a) shows the simplified architecture of base-line DSP.

For one 27-bit multiplication, A[26:0] × B[26:0], A[26:9] × B[26:9] is implemented on 18 × 18 M1 multiplier, A[8:0] × B[8:0] is implemented on 9 × 9 M2 multiplier, A[8:0] × B[26:9] is implemented on 9 × 18 M3 multiplier, A[26:9] × B[8:0] is implemented on 9 × 18 M4 multiplier. For two 18-bit multiplication, one is implemented on 18 × 18 M1 multiplier, the other one is implemented on 9 × 18 M3 multiplier and 9 × 18 M4 multiplier. The 9 × 9 M2 multiplier is left unused.

The enhanced DSP keeps working at 600 MHz frequency, without increasing the inputs and outputs, and ensure backward compatible to base-line DSP.

The enhanced DSP support four 9-bit multiplication, because the baseline DSP has 72 (=  $18 \times 4$ ) outputs. The four 9bit multiplication is implemented on M1, M2, M3 and M4, with additional Shifter, Compressor and MUX.

Boutros *et al.*<sup>[14]</sup> compare three different methods to implement eight 4-bit multiplication. The first one is to fracture each of M1, M2, M3 and M4, make each one perform 4-bit multiplication. The second one is to fracture M2 and M3 which is not on the critical path, and add four additional 4-bit multipliers. The last one is to fracture M2 and M3, make M1 and M4 to support one 4-bit multiplier each and add two additional 4-bit multipliers. From the experiment, the second solution is the best. Fig. 1(b) shows the simplified architecture of enhanced DSP block.

From experiments, the enhanced DSP blocks can pack twice as many 9-bit and four times as many 4-bit multiplications as DSP blocks in Arria 10. Boutros *et al.*<sup>[14]</sup> use COFFE  $2^{[23, 24]}$  to evaluate enhanced DSP block's area, the results show it has 12% more area than base-line DSP.

Finally, Boutros *et al.* <sup>[14]</sup> evaluate performance of the enhanced DSP when implementing different CNN models at both 8-bit and 4-bit precision. They find FPGA with enhanced DSP uses less logic resources and achieves  $1.62 \times$  and  $2.97 \times$  higher performance respectively if just DSP is used to implement multiplication.

DSP block of Intel AgileX can work at fixed-point four  $9 \times 9$  multiplier adder mode<sup>[15]</sup>, which supports for lower precision INT8 through INT2. This feature facilitates lower-precision, higher-performance inference. Xilinx ACAP also support INT8 computation, VC1902 of Al Core Series provides INT8 peak performance up to 13.6 TOP/s <sup>[25]</sup>.

## 2.2. Floating-point design

Intel Arria 10<sup>[21]</sup> and Stratix 10<sup>[22]</sup> FPGA provides the industry first floating-point DSP. Intel AgileX FPGAs support Variable-precision DSP, it retains its leading floating-point performance, Intel added additional DSP hardware to achieve 40 TFLOPS of FP16 performance and added hardened Bfloat16 support<sup>[15]</sup>. The Bfloat16 (Brain Floating Point) floating-point format is a truncated (16-bit) version of the 32-bit single-preci-



Fig. 2. (Color online) Proposed extra carry chain architecture modifications.



Fig. 3. (Color online) The difference of CNN and BNN: (a) CNN, (b) BNN and (c) XNOR replace multiplication for BNN.

sion floating-point format (binary32). It is used to accelerate machine learning.

Previous DSP<sup>[26]</sup> of Xilinx FPGA does not support floatingpoint operation. The DSP Engine of ACAP<sup>[19]</sup> contains a floating-point multiplier and a floating-point adder. Each floatingpoint multiplier input can be in either binary32 (single-precision or FP32) or binary16 (half-precision or FP16) format. VC1902 of AI Core Series provides FP32 peak performance up to 3.2 TFLOP/s<sup>[25]</sup>.

## 3. ALM/CLB module design for AI

As mentioned before, with acceptable accuracy, low-precision can improve FPGA MAC performance. Most MAC operation is done by DSP module in FPGA. But DSP blocks represent only 5% of the FPGA core area in DSP-rich devices<sup>[27]</sup>. Just enhancing the DSP block is not enough. ALM are the most abundant logic resource in Intel FPGA. ALM enhancements will impact more on MAC performance than DSP block enhancements.

BNN<sup>[12]</sup> is an ultra-reduced precision version of DNN, at the same time, BNN can keep accuracy acceptable. BNN decreases memory and computation resources dramatically, and increase the computation performance. In order to increase the logic density of FPGA BNN implementations, ALM and CLB can be enhanced.

#### 3.1. Low-precision design

Boutros *et al.*<sup>[16]</sup> make three different architectural enhancements to the ALM of Intel FPGAs to improve the density of on-chip low-precision MAC operations with minimal area and delay cost.

Fig. 2(a) shows the first architecture enhancement, that is ALM with the proposed extra carry chain architecture modifications. Fig. 2(b) shows the second architecture enhancement, that is ALM with the proposed 4-bit adder architecture which fracture each 4-LUT into two 3-LUT and has two additional full adders and multiplexing. In this way, ALM can implement more adders. Fig. 2(c) shows the third architecture enhancement, that is LAB with the proposed shadow multiplier. When shallow multiplier works, the middle two ALMs is not available. In this way, it can increase the density of on-chip MAC operation.

Boutros *et al.*<sup>[16]</sup> extended the COFFE 2<sup>[23, 24]</sup> to support these three architectures, and used it to generate detailed area and delay values. With minimal area and delay cost, the extra carry chain architecture can achieve a 21% and a 35% reduction in average MAC delays and areas, respectively. The 4-bit Adder architecture achieves similar results compared to extra carry chain architecture.

Combining shadow multiplier and 4-bit adder architectures can get the best result which increase  $6.1 \times MAC$  density, it also leads to larger tile area and larger critical path delay value.

#### 3.2. BNN design

For each layer of neural network of BNN, the input (except for original input), the weights and activations are binarized (+1 or -1), which can be represented by 1-bit (see Fig. 3(b)). Figs. 3(a) and 3(b) make a comparison of flow between CNN and BNN.

The convolutional operation of CNN is multiply-accumulation. For BNN, we can use 1 to represent +1, use 0 to represent -1, so the multiplication can transform to XNOR operation. See Fig. 3(c). Then the accumulation operation can transform to popcount operation which is to count the number of ones in a large word. Thus, the MAC operation of a BNN is reduced to XNOR-popcount operation which can easily implemented on FPGA. And the weights and activations of BNN is 1-bit, makes it possible to store all parameters on chip memory of FPGA.



Fig. 4. (Color online) ALM modifications: (a) ALM modification 1 and (b) ALM modification 2.



Fig. 5. (Color online) Intel AgileX Architecture. (a) AgileX Architecture. (b) Advanced memory hierarchy.

On an FPGA, the XNOR part is easily implemented with LUTs. For the popcount part, it is common to use a binary full adder tree to sum up the bits in vectors. This requires N - 1 binary adders in different bit-width<sup>[2]</sup>. For long vectors, this process requires more LUT resources.

Kim *et al.*<sup>[18]</sup> propose two ALM modifications that improve the logic density of FPGA BNN implementations. For the first ALM modification, Kim *et al.*<sup>[18]</sup> propose additional carry-chain circuitry in an ALM. Instead of propagating carry, it propagates sum. The sum-out can propagate to the carry-in of the next adder. In this way, it creates a chain of sum.

This ALM modification only adds two dedicated ports in carry-chain direction, it doesn't add other ports to ALM, so it does not affect the general routing circuit. This ALM modification allows two carry-chains to be used in two distinct modes. For the first mode, it uses the original carry chain, and outputs the sum result. For the second mode, it uses a new carry chain to perform popcount operation, and outputs carry result. Fig. 4(a) shows the first ALM modification for BNN, that is ALM with the proposed extra charry chain which propagates sum.

For the second ALM modification, Kim *et al.*<sup>[18]</sup> propose to add an additional FA (full adder) on top of ALM modification 1 (see Fig. 4(b)). The ALM modification 1 build the first level of the popcount adder tree within an ALM. The ALM modification 2 with one additional FA wants to build the second level of popcount adder tree. In this way, two levels of popcount adder tree are incorporated in one ALM. So, the total ALM modifications include one carry chain (two adders) which propagates sum-out, and one FA.

Two architecture changes need to add corresponding SRAM to configurate MUX select port. Kim *et al.*<sup>[18]</sup> also make the similar architecture changes to the Xilinx FPGA. Through the experiments, the first change reduces ALM/LUT usage by

23%–44%, across a range of XNOR-popcount widths, depending on the vendor. The second change reduces ALM/LUT usage by 39%–60%<sup>[18]</sup>.

#### 4. Memory module design for AI

Xilinx ACAP<sup>[16]</sup> provides more memory resources which includes distributed-RAM, 36 Kb block RAM and 288 Kb UltraRAM. The upcoming Versal HBM series which aims for data left market, are premium platform with HBM. ACAP also provide memory interfaces such as DDR4/LPDDR4. Some Versal ACAPs include Accelerator RAM, an additional 4 MB of on-chip memory<sup>[19]</sup>.

Intel Agilex<sup>[15]</sup> FPGAs provide a broad hierarchy of memory resources, including embedded memory resources, in package memory, and off-chip memory via dedicated interfaces (see Fig. 5(b)). Embedded memory includes 640-bit MLABs, 20 kB block RAM, and 18.432 MB eSRAM. In package memory is HBM, which reduces board size, cost and power requirements. Off-chip memory are interfaces to memory components external to the device, including advanced memory types like DDR5 and Intel Optane DC persistent memory. Other interfaces are DDR4, QDR, and RLDRAM.

#### 5. Other designs for Al

#### 5.1. Acceleration platform

At June 18th 2019, Xilinx announced that it has shipped Versal<sup>TM</sup> AI Core series and Versal Prime series devices. Versal devices are industry first adaptive compute acceleration platform (ACAP) which uses TSMC's 7 nm manufacturing process technology. ACAP<sup>[16]</sup> includes scalar engines, adaptable engines, intelligent engines, HBM, PCIe, etc. The NoC connects them all together, and provides high-bandwidth. See Fig. 6(a).



Fig. 6. (Color online) ACAP Architecture. (a) ACAP architecture. (b) AI engine.

No.	Inventor	Module	Goal	Enhancement	Advantage
1	A Boutros <i>et al</i> . <sup>[14]</sup>	DSP	Low-precision computation	DSP block to support 9-bit and 4-bit multiplication	Pack 2 × as many 9-bit and 4 × as many 4-bit multiplications compared to the baseline Arria-10-like DSP
2	Intel <sup>[15]</sup>	DSP	Low-precision computation	AgileX supports INT8 computation	Provide $2 \times$ the number of $9 \times 9$ multipliers and doubles the amount of INT8 operations compared to the prior generation.
3	Intel <sup>[15]</sup>	DSP	High-accuracy computation	AgileX supports FP32, FP16 and BFLOAT16	Provide up to 40 TFLOPs FP16 or BF16, or up to 20 TFLOPs FP32 DSP performance
4	Xilinx <sup>[16]</sup>	DSP	Low-precision computation	DSP Engine supports INT8 computation	VC1902 of AI Core Series provides INT8 peak performance up to 13.6 TOP/s <sup>[25]</sup>
5	Xilinx <sup>[16]</sup>	DSP	High-accuracy computation	DSP Engine supports FP32 and FP16	VC1902 of AI Core Series provides FP32 peak performance up to 3.2 TFLOP/s <sup>[25]</sup>
6	A Boutros <i>et al</i> . <sup>[17]</sup>	ALM	Low-precision computation	ALM with extra carry chain, or more adders, or shadow multipliers	Extra carry chain provides a $1.5 \times$ increase in MAC density; 4-bit adder and 9-bit shadow multiplier provides a $6.1 \times$ increase in MAC density
7	J H Kim <i>et al</i> . <sup>[18]</sup>	ALM/CLB	Support BNN	Extra carry chain which propagates sum; additional FA	The first change reduces ALM/LUT usage by 23%–44%; the second change reduces ALM/LUT usage by 39%–60% <sup>[18]</sup> .
8	Intel <sup>[15]</sup>	Memory	Support more memory resources	Embedded memory, in- package HBM, off-chip memory interfaces	On-chip memory includes MLABs (640b), block RAM (M20K), and eSRAM (18 MB); in-package memory includes HBM2E; on-board memory includes DDR4/5, QDR/ RLDRAM, Intel Optane DC Persistent Memory
10	Xilinx <sup>[16]</sup>	Memory	Support more memory resources	Embedded memory, off- chip memory interfaces	Distributed-RAM(64-bit per CLB), block RAM (36 KB), UltraRAM (288 KB), Accelerator RAM; DDR4/LPDDR4
11	Xilinx <sup>[20]</sup>	Al Engine	Artificial intelligence	An array of VLIW SIMD high- performance processors <sup>[20]</sup>	Deliver up to 8X silicon compute density at 50% the power consumption of traditional programmable logic solutions <sup>[20]</sup>
12	Intel <sup>[15]</sup>	Platform	For data- centric world	10-nm Agilex; innovative chipletarchitecture <sup>[28]</sup>	Deliver up to 40% higher core performance, or up to 40% lower power over previous generation FPGAs <sup>[28]</sup>
13	Xilinx <sup>[16]</sup>	Platform	Adaptive compute acceleration platforms	Intelligent engines (Al and DSP), adaptable engines, andscalar engines	Achieve performance improvements of up to 20X over today's fastest FPGA implementations and over 100X over today's fastest CPU implementations <sup>[19]</sup>

Tab	ble 1.	Summary of a	ll en	hancements	of	FPGA	for Al	era.
-----	--------	--------------	-------	------------	----	------	--------	------

The scalar engines include the dual-core Arm<sup>®</sup> Cortex-A72 and dual-core Arm<sup>®</sup> Cortex-R5. The adaptable engines are previous FPGA fabric, it is comprised of programmable logic and memory cells. The intelligence engines contain AI engines and DSP engines. ACAP achieves dramatic performance improvements of up to 20 × over today's fastest FPGA implementations and over 100 × over today's fastest CPU implementations—for Data Center, 5G wireless and AI, etc.<sup>[16]</sup>.

## 5.2. Compute-intensive processor

Xilinx design the specialized AI engine<sup>[16, 19, 20]</sup> to meet the demand of compute-intensive DNN application, AI engines<sup>[16, 20]</sup> can provide up to 8X silicon compute density at 50% the power consumption compared to traditional programmable logic solutions. The AI engine contains: a highperformance VLIW vector (SIMD) processor which is 1 GHz+ multi-precision vector processor; integrated data memory which can be extended to high bandwidth memory; and interconnects for streaming, configuration, and debug. See Fig. 6(b).

For a CNN model, AI engines can perform convolution layers, fully connected layers, and activation function (Relu, Sigmoid, etc.). While programmable logic can implement pooling function (Max Pool), and store weights and activation values in UltraRAM.

#### 5.3. FPGA-CPU platform

On August 29th 2019, Intel has begun shipments of the first 10 nm Agilex FPGAs. Agilex aims to deal with the data proliferation problem the edge to the network to the cloud, it is a data-centric product.

What it is most important is that AgileX supports compute express link, which enables a high-speed and memory coherent interconnect to future Intel Xeon scalable processors. Other innovations include: 2nd generation HyperFlex, embedded multi-die interconnect bridge (EMIB), PCIe Gen 5, variable-precision DSP, advanced memory hierarchy, Quad-core A53 HPS, 112 Gbps transceiver, etc. See Fig. 5(a). AgileX delivers up to 40% higher core performance, or up to 40% lower power over previous generation high-performance FPGAs<sup>[28]</sup>.

## 6. Conclusion

Reconfigurability, low-power and real-time makes FPGA excel at inference tasks. The FPGA chip has to redesign to better implement different evolving DNN requirements. Table 1 shows the summary of all enhancements of FPGA for the Al era.

For the DSP module, in order to support low-precision techniques, Boutros *et al.* enhance DSP block to support 9-bit and 4-bit multiplication. DSP of Intel AgileX supports INT8 computation. In order to support high-accuracy, Intel and Xilinx design their DSP to support float point computation. For ALM module, Boutros *et al.* enhance ALM with extra carry chain, or more adders, or shadow multipliers modification increase the density of on-chip MAC operation. Kim *et al.* propose two modifications on ALM and CLB (configurable logic block) better support BNN implementation. For memory module, ACAP of Xilinx and Agilex of Intel provide more memory resources which include three types of memory which are embedded memory, in-package HBM (high bandwidth memory) and off-chip memory interfaces, such as DDR4/5.

Other design considerations include new architecture or specialized AI processor. Xilinx ACAP in 7 nm is the first industry adaptive compute acceleration platform. ACAP also provides specialized AI engine which can increase compute density by 8X with 50% lower power. Intel AgileX in 10 nm works coherently with Intel own CPU, which increase performance, reduced overhead and latency.

## References

- Krizhevsky A, Sutskever I, Hinton G E. ImageNet classification with deep convolutional neural networks. Neural Information Processing Systems (NIPS), 2012, 1097
- [2] Liang S, Yin S, Liu L, et al. FP-BNN: Binarized neural network on FP-GA. Neurocomputing, 2017, 275, 1072
- [3] Freund K. Machine learning application landscape. https://www.xilinx.com/support/documentation/backgrounders/Machine-Learning-Application-Landscape.pdf. 2017
- [4] Zhang C, Li P, Sun G, et al. Optimizing FPGA-based accelerator design for deep convolutional neural networks. The 2015 ACM/SIG-DA International Symposium on Field-Programmable Gate Arrays, 2015, 161
- [5] Qiu J, Wang J, Yao S, et al. Going deeper with embedded FPGA platform for convolutional neural network. The 2016 ACM/SIG-DA International Symposium on Field-Programmable Gate Arrays, 2016, 26
- [6] Yin S, Ouyang P, Tang S, et al. A high energy efficient reconfigur-

able hybrid neural network processor for deep learning applications. IEEE J Solid-State Circuits, 2018, 53(4), 968

- [7] Han S, Mao H, Dally W J. Deep compression: compressing deep neural networks with pruning, trained quantization and huffman coding. ICLR, 2016
- [8] Gysel P, Motamedi M, Ghiasi S. Hardware-oriented approximation of convolutional neural networks. ICLR, 2016
- [9] Han S, Liu X, Mao H, et al. EIE: efficient inference engine on compressed deep neural network. International Symposium on Computer Architecture (ISCA), 2016, 243
- [10] Zhou A, Yao A, Guo Y, et al. Incremental network quantization: towards lossless CNNs with low-precision weights. ICLR, 2017
- [11] Mishra A, Nurvitadhi E, Cook J J, et al. WRPN: wide reduced-precision networks. arXiv: 1709.01134, 2017
- [12] Hubara I, Courbariaux M, Soudry D. Binarized neural networks. Neural Information Processing Systems (NIPS), 2016, 1
- [13] Umuroglu Y, Fraser N J, Gambardella G, et al. FINN: A framework for fast, scalable binarized neural network inference. International Symposium on Field-Programmable Gate Arrays, 2017, 65
- [14] Boutros A, Yazdanshenas S, Betz V. Embracing diversity: Enhanced DSP blocks for low precision deep learning on FPGAs. 28th International Conference on Field-Programmable Logic and Applications, 2018, 35
- [15] Won M S. Intel® Agilex<sup>™</sup> FPGA architecture. https://www.intel. com/content/www/us/en/products/programmable/fpga/agilex. html. Intel White Paper
- [16] Versal: The first adaptive compute acceleration platform (ACAP). https://www.xilinx.com/support/documentation/white\_papers/ wp505-versal-acap.pdf. Xilinx White Paper. Version: v1.0, October 2, 2018
- [17] Boutros A, Eldafrawy M, Yazdanshenas S, et al. Math doesn't have to be hard: logic block architectures to enhance low-precision multiply-accumulate on FPGAs. The 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2019, 94
- [18] Kim J H, Lee J, Anderson J H. FPGA architecture enhancements for efficient BNN implementation. International Conference on Field-Programmable Technology (ICFPT), 2018, 217
- [19] Versal architecture and product data sheet: overview. https://www.xilinx.com/support/documentation/data\_sheets/ds 950-versal-overview.pdf. DS950. Version: v1.2, July 3, 2019
- [20] Xilinx AI engines and their applications. https://www.xilinx. com/support/documentation/white\_papers/wp506-aiengine.pdf. Xilinx White Paper. Version: v1.0.2, October 3, 2018
- [21] Intel Arria 10 core fabric and general purpose I/Os handbook. https://www.intel.com/content/dam/www/programmable/us/en/p dfs/literature/hb/arria-10/a10\_handbook.pdf. Version: 2018.06.24
- [22] Intel® Stratix® 10 variable precision DSP blocks user guide. https://www.intel.com/content/dam/www/programmable/us/en/ pdfs/literature/hb/stratix-10/ug-s10-dsp.pdf. Version: 2018.09.24
- [23] Yazdanshenas S, Betz V. Automatic circuit design and modelling for heterogeneous FPGAs. International Conference on Field-Programmable Technology (ICFPT), 2017, 9
- [24] Yazdanshenas S, Betz V. COFFE 2: Automatic modelling and optimization of complex and heterogeneous FPGA architectures. ACM Trans Reconfig Technol Syst, 2018, 12(1), 3
- [25] Versal ACAP AI core series product selection guide. https://www. xilinx.com/support/documentation/selection-guides/versal-aicore-product-selection-guide.pdf. XMP452. Version: v1.0.1, 2018
- [26] UltraScale architecture DSP slice user guide. https://www.xilinx. com/support/documentation/user\_guides/ug579-ultrascaledsp.pdf. UG579. Version: v1.9, September 20, 2019
- [27] Langhammer M, Pasca B. Floating-point DSP block architecture for FPGAs. The 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2015, 117
- [28] Intel® Agilex<sup>TM</sup> FPGA advanced information brief. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/agilex/ag-overview.pdf. AG-OVERVIEW Version: 2019.07.02