

# RF performance evaluation of p-type NiO-pocket based $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/black phosphorous heterostructure MOSFET

Narendra Yadava<sup>†</sup>, Shivangi Mani, and R. K. Chauhan

Department of Electronics & Communication Engineering, Madan Mohan Malaviya University of Technology, Gorakhpur 273010, Indian

**Abstract:** The radio-frequency (RF) performance of the p-type NiO-pocket based  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/black phosphorous heterostructure MOSFET has been evaluated. The key figure of merits (FOMs) for device performance evaluation include the transconductance ( $g_m$ ), gate dependent intrinsic-capacitances ( $C_{gd}$  and  $C_{gs}$ ), cutoff frequency ( $f_T$ ), gain bandwidth (GBW) product and output-conductance ( $g_d$ ). Similarly, power-gain ( $G_p$ ), power added efficiency (PAE), and output power ( $P_{OUT}$ ) are also investigated for large-signal continuous-wave (CW) RF performance evaluation. The motive behind the study is to improve the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOS device performance along with a reduction in power losses and device associated leakages. To show the applicability of the designed device in RF applications, its RF FOMs are analyzed. With the outline characteristics of the ultrathin black phosphorous layer below the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel region, the proposed device results in 1.09 times improvement in  $f_T$ , with 0.7 times lower  $C_{gs}$ , and 3.27 dB improved  $G_p$  in comparison to the NiO-GO MOSFET. The results indicate that the designed NiO-GO/BP MOSFET has better RF performance with improved power gain and low leakages.

**Key words:** wide band-gap semiconductor; RF FOMs; Ga<sub>2</sub>O<sub>3</sub>; black phosphorus

**Citation:** N Yadava, S Mani, and R K Chauhan, RF performance evaluation of p-type NiO-pocket based  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/black phosphorous heterostructure MOSFET[J]. *J. Semicond.*, 2020, 41(12), 122803. <http://doi.org/10.1088/1674-4926/41/12/122803>

## 1. Introduction

The demand for high-performance, compact, and battery-operated devices for RF applications leads to the need for technology where power losses should be low<sup>[1]</sup>. To reduce the losses associated with the RF power devices, silicon material needs to be replaced by the other semiconductor material because the devices based on this technology are reaching their theoretical limits<sup>[2]</sup>. To compensate for several limitations found in Si-based devices, wide bandgap (WBG) semiconductors like GaN (~3.4 eV) and SiC (~3.3 eV) became the favorable materials to be opted<sup>[3]</sup>. In high power applications, the devices based on WBG (i.e. GaN & SiC) semiconductor materials show the excellent capability of withstanding high breakdown voltage ( $V_{br}$ ) with reduced power losses and leakages in comparison to Si<sup>[4]</sup>. However, for efficient implementation of high-power RF amplifiers with stable high-temperature operation certain parameters such as  $R_{ON}$ , off-state leakage current, switching speed, and  $V_{br}$ , need to be optimized<sup>[5]</sup>.

As a power electronics semiconductor,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> has emerged in several fields from very high voltage power switching<sup>[5–7]</sup> to even GHz RF power amplification<sup>[8]</sup>. This is due to the advantage of high theoretical critical field strength ( $E_c$ ) that surpasses both the SiC and GaN  $E_c$  values<sup>[9]</sup>. The two important high-frequency power device figure-of-merits (FOMs); i.e., the Johnson (2844.4) and Baliga's (3214.1) FOMs are found to be exceptionally high for Ga<sub>2</sub>O<sub>3</sub> concerning silicon<sup>[10]</sup>. With its mobility ranging as 100 cm<sup>2</sup>/(V·s),  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors trend an opportunity towards operating as amplifiers

that can be used for RF applications; i.e., RF amplifiers, RF switches and many more<sup>[5, 8]</sup>.

In RF and power electronic applications based on gallium oxide MOS technology, several types of research have been carried out<sup>[3–10]</sup>. Mastro *et al.* discloses the reference to further opportunities in space of Ga<sub>2</sub>O<sub>3</sub> and formulated a study that depicts Ga<sub>2</sub>O<sub>3</sub> possess high electron saturation velocity ( $v_{sat}$ ) along with high output current density, which gives a high value of cut-off frequency<sup>[10]</sup>. Further, Higashiwaki *et al.* demonstrates the performance of gallium oxide MOSFET under depletion mode operating condition and observed that 2  $\mu$ m of gate length MOS device result in minimum off-state leakage current with  $I_{ON}/I_{OFF}$  ratio greater than 10<sup>10</sup><sup>[4]</sup>. Green *et al.* diverted the further study of gallium oxide MOSFET towards RF performance and stated its high value of  $g_m$  (21 mS/mm) and  $f_T$  (3.3 GHz)<sup>[8]</sup>.

As 2D material technologies emerge in the space for future electronic devices, black phosphorous (BP) and also graphene have become rewarding materials. Recently, due to excellent electron transport properties, graphene has been the main focus for future RF electronics<sup>[11]</sup>. Being considered as a gapless semiconductor, graphene has an advantage of higher carrier mobility even at room temperature, which adds that  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> quite compatible with it. However, due to its poor saturation behavior, the use of graphene in RF and switching applications is still limited.

BP has been considered as another tunable bandgap material<sup>[12]</sup> with its higher carrier mobility stated as 1000 cm<sup>2</sup>/(V·s). Due to the improved saturation behavior property, BP is particularly suited as an alternative for graphene<sup>[11, 13]</sup>. Li *et al.* fabricated FET based upon BP crystals with thickness referring to few nanometers. Reliability in these devices was observed at room temperature with 7.5 nm thickness and drain current modulation of 10<sup>5</sup> results in a better  $I$ - $V$  character-

Correspondence to: N Yadava, [narendrayadava5@gmail.com](mailto:narendrayadava5@gmail.com)

Received 1 APRIL 2020; Revised 11 MAY 2020.

©2020 Chinese Institute of Electronics

ristic<sup>[14]</sup>. Yan *et al.* studied the performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/graphene heterostructure in a vertical barristor. The fabricated structure results in a high breakdown field of  $\sim 5$  MV/cm and was found to be close to the theoretical  $E_c$  of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> ( $\sim 8$  MV/cm)<sup>[15]</sup>. A comprehensive study for analog and RF performance of BP (20 nm) based MOSFET was analyzed by Kumar *et al.*<sup>[16]</sup>. The figure of merits investigated was  $-f_T$ ,  $f_{max}$ , stern stability factor, various power gains along with parasitic capacitances at THz frequency range. The results show that the designed device is more suitable for RF applications. Yadava and Chauhan insights the introduction of a single layer of graphene/BP in Ga<sub>2</sub>O<sub>3</sub> MOSFET to improve its RF performance. The losses associated with the introduction of the BP layer in Ga<sub>2</sub>O<sub>3</sub> MOSFET has not been discussed in the above work<sup>[17]</sup>. But the problem lied in the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> doping profile as the lack of p-type doping on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> limits certain operations. Usually, for growing  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> single crystals and thin films, n-type was considered because their existence of unmeant impurities<sup>[18]</sup>.

To overcome the lack of p-type conductivity in Ga<sub>2</sub>O<sub>3</sub>, p-type oxide (like Ir<sub>2</sub>O<sub>3</sub>, NiO) based heterostructures were considered<sup>[19]</sup>. Usage of the MOSFET with p-type Ir<sub>2</sub>O<sub>3</sub> oxide-based channel region was demonstrated by FLOFIA Inc.<sup>[20]</sup>, which is considered as a groundbreaking work for future high-power electronics devices. Kokunan *et al.* fabricated the NiO/Ga<sub>2</sub>O<sub>3</sub> hetero-junction diode by growing the p-type NiO layer on the Ga<sub>2</sub>O<sub>3</sub> substrate using the sol-gel technique. The fabricated devices showed good rectifying behavior with a ratio  $>10^8$  at  $\pm 3.0$  V<sup>[21]</sup>. The RF performance investigation of NiO (p-type) pocket based Ga<sub>2</sub>O<sub>3</sub> MOSFET was done by Yadava and Chauhan, where the capacitance  $C_{gs}$ , which has a direct correlation with the device leakage, decreases with the use of NiO pocket region at both of the channel interfaces<sup>[22]</sup>.

This paper investigates the impact of the BP layer on the RF performance of NiO pocket based gallium oxide MOSFET. The key FOMs for device performance evaluation includes the transconductance ( $g_m$ ), gate dependent intrinsic-capacitances ( $C_{gd}$  and  $C_{gs}$ ), cutoff frequency ( $f_T$ ), gain bandwidth (GBW) product and output-conductance ( $g_d$ ). Similarly, power-gain ( $G_p$ ), power added efficiency (PAE), and output power ( $P_{OUT}$ ) are also investigated for large-signal continuous-wave (CW) RF performance evaluation.

## 2. Device description

The structures of p-type NiO-pocket based  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and p-type NiO-pocket based  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/black phosphorous heterostructure MOSFETs are shown in Figs. 1(a) and 1(b), respectively. Figs. 2(a) and 2(b) depicts the lattice temperature of conventional and p-type NiO-pocket based MOSFETs obtained at  $V_{DS} = +40$  V and  $V_{GS} = +4$  V. In  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET shown in Fig 2(a), the maximum value of lattice temperature reaches to  $\sim 422$  °C. However, with the use of p-type NiO-pocket in the device and under the similar device operating conditions, it only reaches 400 °C. Similarly, Figs. 3(a) and 3(b) shows the potential distribution of conventional and p-type NiO-pocket based MOSFETs respectively. In Fig. 3(b), the use of p-type NiO-pocket at both the channel interfaces results in a minute decrease in the potential is observed. This decrease is due to the abrupt transition in the device impurity doping profile from Ga<sub>2</sub>O<sub>3</sub> (n-type) channel to NiO-pocket (p-type) regions.




Fig. 1. (Color online) (a) P-type NiO-pocket based  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET. (b) P-type NiO-pocket based  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/black phosphorous heterostructure MOSFET.




Fig. 2. (Color online) Lattice temperature in (a)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET and (b) p-type NiO-pocket based  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET.

In the device, a 300 nm thick n-type  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel region was made to grow on a single crystal of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate. The n-type impurity doping concentration of the channel region is  $\sim 7 \times 10^{17}$  cm<sup>-3</sup> and around half of this is assumed to be activated by considering the measured  $C$ - $V$  data of the fabricated gallium oxide MOS device<sup>[4]</sup>. The formation of source and drain electrodes is carried out by utilizing multiple Si<sup>+</sup> implants with a 150 nm deep box profile of n-type having a doping concentration of  $3 \times 10^{19}$  cm<sup>-3</sup> optimized from the collective data of the device<sup>[4]</sup>.

The overall distance between the source and drain region was 20  $\mu$ m. On the top of the channel region, a 20 nm thick Al<sub>2</sub>O<sub>3</sub> layer was made to deposited as a gate dielectric layer accompanied by the deposition of 2  $\mu$ m long Ti/Pt/Au metal gate on the top. In NiO-pocket based  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/BP heterostructure MOSFET, a BP layer of 10 nm thick was made to de-




Fig. 3. (Color online) Potential distribution in (a)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET and (b) P-type NiO-pocket based  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET.

Table 1. Material parameters used in the simulation of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/BP heterostructure MOS device.

Parameter	$\beta$ -Ga <sub>2</sub> O <sub>3</sub> <sup>[4]</sup>	Black phosphorous <sup>[14]</sup>
Bandgap energy (eV)	4.8	1.88
Local conduction band density of states (10 <sup>17</sup> cm <sup>-3</sup> )	37.2	0.3
Work function (eV)	5.23	4.56
Electron affinity (eV)	4.0	5.5
Relative permittivity (F/m)	10.0	6.1

posited over the substrate, while keeping other conditions similar. The important material parameters used in the design of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/BP heterostructure MOS device are summarized in Table 1.

### 3. Simulation and model calibration method

All the parameters and RF FOMs are extracted out from the ATLAS device simulation tool<sup>[23]</sup>. The Newton numerical technique is used to obtain numerical solutions because it provides better convergence. For obtaining in the device LAT.TEMP parameter is set up in the model parameter. Using equation (1), we can attain temperature-dependent electron mobility with lattice temperature coefficient TMUN = 2<sup>[23]</sup>. Along with the ATLAS simulation tool, ATHENA (process simulator) is also used to pro-create multiple Si<sup>+</sup> implantations<sup>[4]</sup> using a material implant model called BCA.

$$\mu_{n0} = \text{MUN} \left( \frac{T_L}{300} \right)^{-\text{TMUN}}, \quad (1)$$

where  $\mu_{n0}$  is low field mobility, MUN is the electron mobility and  $T_L$  is lattice temperature.

In the material parameters of the BP region (see Table 1), the bandgap ( $E_g$ ) is set to 1.88 eV, the relative permittivity and electron affinity of 6.1 and 5.5 eV are taken, respectively. These parameters are obtained from the experimental measurement of the BP FET given by Li *et al.*<sup>[14]</sup>.

### 4. Feasible fabrication steps of the devices

The fabrication of the gallium oxide MOSFET was already demonstrated by Higashiwaki *et al.*<sup>[4]</sup> and Zing *et al.*<sup>[24]</sup>. In the initial fabrication step, a single-crystal of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate is made to doped with Fe, over which an Sn doped 300 nm thick n-Ga<sub>2</sub>O<sub>3</sub> channel layer was formed by using the




Fig. 4. (Color online) Transfer ( $I_D$ - $V_{GS}$ ) and transconductance ( $g_m$ ) behavior of the devices. Inset:  $I_D$ - $V_{GS}$  in log-scale.

MBE technique<sup>[4]</sup>. Using Knudsen cells, Sn and Ga fluxes are carried out by powdered SnO<sub>2</sub> and Ga metal, respectively. Followed by growing of the SiO<sub>2</sub> layer using PECVD<sup>[4, 6]</sup>. To open up, source, and drain regions, lithography is being performed. Generally, to carry out these fabrication steps, often positive PR along with maskless lithography is used<sup>[25]</sup>. Using multiple Si<sup>+</sup> implantations, source, and drain electrode regions are defined accompanied by annealing<sup>[25]</sup>. Thereafter, two NiO pocket regions of 10 nm thicker in length were made to form at the channel (drain/channel & source/channel) interfaces. Now, the grown NiO region is made p-type (impurity concentration  $\sim 1.6 \times 10^{17}$  cm<sup>-3</sup>) by adding Li as an acceptor impurity<sup>[21]</sup>. After this, the removal of the deposited SiO<sub>2</sub> on the gate region was done by using RIE<sup>[4]</sup>. Now, the ALD technique is utilization for the deposition of Al<sub>2</sub>O<sub>3</sub> of 20 nm thick as a gate dielectric layer followed by RIE<sup>[25, 26]</sup>. Soon after the fourth lithography, a 2  $\mu$ m long Ti/Pt/Au metal gate is formed over the top of the gate oxide layer<sup>[4, 25]</sup>. For both Ga<sub>2</sub>O<sub>3</sub>/BP and p-type NiO pocket based  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/BP heterostructure MOSFETs, a process step is maintained soon after Ga<sub>2</sub>O<sub>3</sub> substrate formation. For this process step, the PDMS stamping technique is used to deposit a thin layer of BP over the substrate layer followed by epitaxial growth of the channel region<sup>[16, 17]</sup>.

### 5. Results and discussion

To examine RF performance of the devices, the FOMs such as transconductance ( $g_m$ ) gate dependent intrinsic-capacitances ( $C_{gd}$  and  $C_{gs}$ ), cutoff frequency ( $f_T$ ), gain bandwidth (GBW) product and output-conductance ( $g_d$ ) are used. All of the analysis is done by using ATLAS 2D simulator<sup>[23]</sup>.

Fig. 4 shows the DC transfer characteristics of simulated devices, to consider the effect of NiO pocket on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with the BP layer. The transfer and the output characteristics of the devices are shown in Figs. 4 and 5, respectively, in which the conventional device is taken from the reported literature and is very much in agreement with the experimental device demonstrated by Higashiwaki *et al.*<sup>[4]</sup>.

In Fig. 4, the increased carrier to carrier scattering at the channel interfaces results in a small increase in the value of drain current ( $I_D$ ) in p-type NiO pocket based Ga<sub>2</sub>O<sub>3</sub> (NiO-GO)<sup>[22]</sup> MOSFET in comparison to the Conventional Ga<sub>2</sub>O<sub>3</sub> MOSFET (Conv. GO)<sup>[17]</sup>, experimental Ga<sub>2</sub>O<sub>3</sub> MOSFET (Exp.)<sup>[4]</sup> and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/BP (GO/BP) heterostructure MOSFET. For the devices,




Fig. 5. (Color online) Output characteristics ( $I_D$ - $V_{DS}$ ) of the devices.




Fig. 6. (Color online) Output conductance ( $g_d$ ) behavior of the devices.

the value of the  $I_{on}/I_{off}$  ratio of about  $1 \times 10^{10}$  is observed with off-state leakage in the range of a few pA.

Fig. 6 shows the output conductance characteristics of the device plotted between  $g_d$  and  $V_{DS}$  with  $V_{GS} = -4$  V. For high gain applications, a device should possess a lower value of  $g_d$  which can be seen in p-type NiO  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/BP (NiO-GO/BP) heterostructure MOSFET. For a device to be used for RF applications, higher output gain requires lower output conductance as depicted in Eq. (3).

By performing small-signal AC analysis after the post-processing operation of DC results, one can obtain the device  $C_{gd}$  and  $C_{gs}$  values at the constant frequency of 0.8 GHz using DC gate voltage swept from  $-25$  to  $4$  V. Figs. 7 and 8 represent the variation in  $C_{gd}$  and  $C_{gs}$  for different  $V_{GS}$  values, respectively. The increased capacitive coupling between the gate and drain terminals of the NiO-GO<sup>[22]</sup> and NiO-GO/BP MOSFETs results in larger  $C_{gd}$  value in comparison with Conv. GO MOSFET<sup>[17]</sup>. However, the  $C_{gs}$  value which straightly contributes to the leakage is found to be 0.7 times lesser for NiO-GO/BP MOSFET on comparing to NiO-GO<sup>[22]</sup> MOSFET.

$$g_m = \frac{\partial I_D}{\partial V_{GS}}, \quad (2)$$

$$g_d = \frac{\partial I_D}{\partial V_{DS}}, \quad (3)$$

$$f_T \approx \frac{g_m}{2\pi(C_{gs} + C_{gd})}, \quad (4)$$




Fig. 7. (Color online) Intrinsic capacitance ( $C_{gs}$ ) versus gate voltage ( $V_{GS}$ ). Inset:  $f_T$  versus  $V_{GS}$ .




Fig. 8. (Color online) Intrinsic capacitance ( $C_{gd}$ ) versus gate voltage ( $V_{GS}$ ). Inset: GBW versus  $V_{GS}$ .

$$GBW = \frac{g_m}{2\pi \times 10 \times C_{gd}}, \quad (5)$$

$$f_T = f_0 \cdot |H_{21}|. \quad (6)$$

The  $f_T$  (see Eq. (4)) is the key FOMs for the depiction of the high-frequency performance of RF devices. The cutoff frequency also stated as GBW (see Eq. (5)) is simultaneously related to  $H_{21}$  (short-circuit current gain). Regarding the two-port network,  $H_{21}$  is known as the ratio of output terminal current to the input terminal current of small-signal with output short-circuited. This parameter is frequency-dependent and its magnitude sweeps at high frequencies with a slope of  $-20$  dB/dec. Keeping this justification,  $f_T$  can be termed as the frequency value at which the magnitude of  $H_{21}$  decreases to unity. Using Eq. (6) we can evaluate the  $f_T$  and inset of Fig. 7 shows the  $f_T$  curve of the proposed device. A smaller value of  $f_T$  is observed in the case of NiO-GO<sup>[22]</sup> and NiO-GO/BP MOSFETs in comparison to the Conv. GO<sup>[17]</sup>. However, a 1.09 times improvement in the value of  $f_T$  is found in NiO-GO/BP MOSFET in comparison to NiO-GO<sup>[22]</sup> MOSFET.

In Fig. 8, the inset graph indicates that the GBW product decreases with the use of the NiO pocket region of p-type in the device. This is due to the decreased value of  $g_m$ . However, to compensate for this, a thin BP layer is used below the channel region which improves GBW product in comparison to NiO-GO<sup>[22]</sup> MOSFET.

In large-signal RF applications,  $P_{OUT}$ , PAE, and  $G_p$  are ana-




Fig. 9. (Color online) (a) Output power ( $P_{OUT}$ ) versus input power ( $P_{IN}$ ). (b) Power-added-efficiency (PAE) versus input power ( $P_{IN}$ ). Inset: Output power gain ( $G_p$ ) versus  $P_{IN}$ .

Table 2. RF performance comparison of the reported gallium oxide MOSFETs with the proposed NiO-GO/BP MOSFET.

Reference	MOSFET	$C_{gs}$ (pF)	$C_{gd}$ (pF)	$f_T$ (GHz)	GBW (GHz)	$P_{OUT}$ (dBm)	(PAE) (%)	$G_p$ (dB)
Ref. [8]	Exp. GO	–	–	3.30	–	13.71	6.3	5.10
Refs. [4, 17]	Conv. GO (Exp. GO. by Higashiwaki <i>et al.</i> )	0.33	0.13	1.87	0.5	20.64	5.8	10.50
	GO/BP	0.43	0.22	1.77	0.64	15.11	3.0	15.31
Ref. [22]	NiO-GO	0.29	0.13	1.27	0.48	19.30	4.8	9.75
This work	NiO-GO/BP	0.23	0.18	1.37	0.51	14.73	2.8	13.02

lyzed. Fig. 9 (see Figs. 9(a) and 9(b)) represent the plot of  $P_{OUT}$ ,  $G_p$ , and PAE versus  $P_{IN}$  at  $V_{DS}$  and  $V_{GS}$  of 25 and  $-4$  V, respectively. For any MOSFET based power amplifiers, efficiency ( $\eta$ ) can be estimated out as (see Eq. (7)):

$$\eta = \frac{P_{Load}}{P_{Supply}}, \quad (7)$$

where  $P_{Load}$  is the average power delivered to load terminal and  $P_{Supply}$  is average supply power. In the power amplifiers, where heat dissipation is of major concern, PAE (see Eq. (8)) is used as an important FOM.

$$PAE = \frac{P_{Load} - P_{Input}}{P_{Supply}}, \quad (8)$$

where  $P_{Input}$  is the average input power.

In the NiO-GO/BP MOSFET based PA circuit, due to the increased feedback (which increases the value of  $C_{gd}$  as stated above), the value of both PAE &  $G_p$  decreases (see Fig. 9(b)). However, these large-signal RF FOMs are found to be improved on comparing it with NiO-GO<sup>[22]</sup> MOSFET, which is depicted because there is an introduction of the BP layer underneath the channel region. For GO/BP MOSFET, the measured  $G_p$  is 13.02 dB and is 3.27 dB superior to NiO-GO<sup>[22]</sup> MOSFET. Nevertheless, the value of PAE measured is 2.03% less efficient to NiO-GO<sup>[22]</sup> MOSFET. Also, we can see from Table 2 that NiO-GO/BP MOSFET shows better RF performance with improved power gain and low leakages.

## 6. Conclusion

The p-type NiO pocket in  $Ga_2O_3$ /black phosphorous heterostructure MOSFET is used to improve the device performance by reducing the leakages and other associated losses. The FOMs that are used in this analysis to investigate its applic-

ability in the RF applications are  $f_T$ ,  $g_m$ ,  $g_d$ , and the intrinsic capacitances ( $C_{gd}$  and  $C_{gs}$ ) and large-signal RF FOMs like  $P_{OUT}$ ,  $G_p$ , and PAE. The  $I_{on}/I_{off}$  of about  $1 \times 10^{10}$  is observed with off-state leakage in the range of a few pA. The  $C_{gs}$  value which straightly contributes to the leakage is found to be 0.7 times lesser for NiO-GO/BP MOSFET along with 1.09 times improvement in  $f_T$  in comparison to that of NiO-GO<sup>[22]</sup> MOSFET. In the NiO-GO/BP MOSFET based PA circuit, due to the increased feedback (which increases the value of  $C_{gd}$  as stated above), the value of both PAE &  $G_p$  decreases. However, these large-signal RF FOMs are found to be improved on comparison with NiO-GO<sup>[22]</sup> MOSFET and this is depicted because there is an introduction of the BP layer underneath the channel region. For GO/BP MOSFET, the measured  $G_p$  is 13.02 and is 3.27 dB superior to NiO-GO<sup>[22]</sup> MOSFET. Nevertheless, the value of PAE measured is 2.03% less efficient to NiO-GO<sup>[22]</sup> MOSFET. The obtained results show that the NiO-GO/BP MOSFET has better RF performance with improved power gain and low leakages. The RF performance of the proposed device can be improved with the development of p-type material for  $Ga_2O_3$  semiconductor-based devices.

## References

- [1] Baliga B J. Power semiconductor device figure of merit for high-frequency applications. *IEEE Electron Device Lett*, 1989, 10(10), 455
- [2] Johnson E. Physical limitations on frequency and power parameters of transistors. 1958 IRE International Convention Record, 1966, 13, 27
- [3] Chabak K D, Leedy K D, Green A J, et al. Lateral  $\beta$ - $Ga_2O_3$  field effect transistors. *Semicond Sci Technol*, 2020, 35(1), 013002
- [4] Higashiwaki M, Sasaki K, Kamimura T, et al. Depletion-mode  $Ga_2O_3$  metal-oxide-semiconductor field-effect transistors on  $\beta$ - $Ga_2O_3$  (010) substrates and temperature dependence of their device characteristics. *Appl Phys Lett*, 2013, 103(12), 123511
- [5] Chabak K D, McCandless J P, Moser N A, et al. Recessed-gate en-

- hancement-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs. *IEEE Electron Device Lett*, 2018, 39(1), 67
- [6] Higashiwaki M, Sasaki K, Kuramata A, et al. Gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) metal–semiconductor field-effect transistors on single-crystal  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (010) substrates. *Appl Phys Lett*, 2012, 100(1), 13504
- [7] Konishi K, Goto K, Murakami H, et al. 1-kV vertical Ga<sub>2</sub>O<sub>3</sub> field-plated Schottky barrier diodes. *Appl Phys Lett*, 2017, 110(10), 103506
- [8] Green A J, Chabak K D, Baldini M, et al.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs for radio frequency operation. *IEEE Electron Device Lett*, 2017, 38(6), 790
- [9] Yang J, Ahn S, Ren F, et al. High reverse breakdown voltage Schottky rectifiers without edge termination on Ga<sub>2</sub>O<sub>3</sub>. *Appl Phys Lett*, 2017, 110(19), 192010
- [10] Mastro M A, Kuramata A, Calkins J, et al. Perspective—opportunities and future directions for Ga<sub>2</sub>O<sub>3</sub>. *ECS J Solid State Sci Technol*, 2017, 6(5), P356
- [11] Schwierz F. Graphene transistors. *Nat Nanotechnol*, 2010, 5, 487
- [12] Das S, Zhang W, Demarteau M, et al. Tunable transport gap in phosphorene. *Nano Lett*, 2014, 14(10), 5733
- [13] Schmidt H, Giustiniano F, Eda G. Electronic transport properties of transition metal dichalcogenide field-effect devices: surface and interface effects. *Chem Soc Rev*, 2015, 44, 7715
- [14] Li L, Yu Y, Ye G J, et al. Black phosphorus field-effect transistors. *Nat Nanotechnol*, 2014, 9(5), 372
- [15] Yan X, Esqueda I S, Ma J, et al. High breakdown electric field in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/graphene vertical barristor heterostructure. *Appl Phys Lett*, 2018, 112(3), 032101
- [16] Kumar A, Tripathi M M, Chaujar R. Comprehensive analysis of sub-20 nm black phosphorus based junctionless-recessed channel MOSFET for analog/RF applications. *Superlattices Microstruct*, 2018, 116, 171
- [17] Yadava N, Chauhan R K. RF performance investigation of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/graphene and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/black phosphorus heterostructure MOSFETs. *ECS J Solid State Sci Technol*, 2019, 8(7), Q3058
- [18] Chikoidze E, Fellous A, Perez-Tomas A, et al. P-type  $\beta$ -gallium oxide: A new perspective for power and optoelectronic devices. *Mater Today Phys*, 2017, 3, 118
- [19] Kyrtos A, Matsubara M, Bellotti E. On the feasibility of p-type Ga<sub>2</sub>O<sub>3</sub>. *Appl Phys Lett*, 2018, 112(3), 032108
- [20] FLOSFIA Inc., Kyoto University Advanced Electronic Materials Laboratory
- [21] Kokubun Y, Kubo S, Nakagomi S. All-oxide p–n heterojunction diodes comprising p-type NiO and n-type  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. *Appl Phys Express*, 2016, 9(9), 091101
- [22] Yadava N, Chauhan R K. RF performance enhancement of gallium oxide MOSFET using p-type NiO pocket near source and drain regions. *J Telecomm, Electron Comput Eng*, 2019, 11(4), 19
- [23] ATLAS User's manual, SILVACO, Santa Clara, CA, USA, 2014
- [24] Zeng K, Wallace J S, Heimburger C, et al. Ga<sub>2</sub>O<sub>3</sub> MOSFETs using spin-on-glass source/drain doping technology. *IEEE Electron Device Lett*, 2017, 38(4), 513
- [25] Park Y. Developing MOS structures in gallium oxide for high-power electronics and energy savings applications. Master of Science Thesis, University of Oslo, Norway, 2018
- [26] Sasaki K, Higashiwaki M, Kuramata A, et al. Si-ion implantation doping in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and its application to fabrication of low-resistance ohmic contacts. *Appl Phys Express*, 2013, 6(8), 086502