### ARTICLES

# Influence of growth conditions of oxide on electrical properties of AlGaN/GaN metal-insulator-semiconductor transistors

## Shuxin Tan<sup>1, †</sup> and Takashi Egawa<sup>2</sup>

<sup>1</sup>School of Electronics and Information, Nantong University, Nantong 226019, China <sup>2</sup>Research Center for Nano-Device and System, Nagoya Institute of Technology, Gokiso-cho, Showa-ku, Nagoya 466-8555, Japan

**Abstract:** AlGaN/GaN metal–insulator–semiconductor high-electron-mobility transistors (MIS-HEMTs) on a silicon substrate were fabricated with silicon oxide as a gate dielectric by sputtering deposition and electron-beam (EB) evaporation. It was found that the oxide deposition method and conditions have great influences on the electrical properties of HEMTs. The low sputtering temperature or oxygen introduction at higher temperature results in a positive equivalent charge density at the oxide/AlGaN interface ( $N_{equ}$ ), which induces a negative shift of threshold voltage and an increase in both sheet electron density ( $n_s$ ) and drain current density ( $I_D$ ). Contrarily, EB deposition makes a negative  $N_{equ}$ , resulting in reduced  $n_s$  and  $I_D$ . Besides, the maximum transconductance ( $g_{m-max}$ ) decreases and the off-state gate current density ( $I_{G-off}$ ) increases for oxides at lower sputtering temperature compared with that at higher temperature, possibly due to a more serious sputter-induced damage and much larger  $N_{equ}$  at lower sputtering temperature. At high sputtering temperature,  $I_{G-off}$  decreases by two orders of magnitude compared to that without oxygen, which indicates that oxygen introduction and partial pressure depression of argon decreases the sputter-induced damage significantly.  $I_{G-off}$  for EB-evaporated samples is lower by orders of magnitude than that of sputtered ones, possibly attributed to the lower damage of EB evaporation to the barrier layer surface.

Key words: AlGaN/GaN MIS-HEMTs; sputtering deposition; electron-beam evaporation; silicon oxide; electrical properties

**Citation:** S X Tan and T Egawa, Influence of growth conditions of oxide on electrical properties of AlGaN/GaN metal-insulator-semiconductor transistors[J]. J. Semicond., 2019, 40(4), 042801. http://doi.org/10.1088/1674-4926/40/4/042801

## 1. Introduction

GaN and AIN alloys are good choices for the fabrication of optoelectronics and electronic devices, such as light-emitting diodes, ultraviolet detectors, and high-power and high-frequency electronic devices, due to their excellent material properties<sup>[1-9]</sup>. These applications lead to a huge market, which provides a strong impetus for research. By using superior material features, such as a large bandgap, high breakdown field, high electron mobility and large two-dimensional electron gas (2DEG) density, the AlGaN/GaN based high-electron-mobility transistor (HEMT) has been identified to be the most promising candidate for high-power and high-frequency applications. However, the facilitation of sufficient positive gate voltage swings and suppression of leakage current for the HEMTs are tasks still to be solved. Metal-insulator-semiconductor (MIS) structure is an attractive alternative to the conventional Schottky gate contact to solve the problems. Although numerous insulators, such as SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, MgO, Ta<sub>2</sub>O<sub>5</sub>, Sc<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, AlN and Si<sub>3</sub>N<sub>4</sub> have been studied as the gate dielectric for GaN-based HEMTs<sup>[10-24]</sup>, silicon oxide remains popular due to its large band gap (~9 eV), large conduction band discontinuity (~3 eV) and high critical breakdown electric field (~ 15 MV/cm) in comparison with other gate insulators typically used<sup>[23, 24]</sup>. In addition, it is already consolidated in the Sidevices industry, and it is also applied to depress the dark current of GaN-based ultraviolet detectors<sup>[25]</sup>. A different quality

Correspondence to: S X Tan, tansx2014@ntu.edu.cn Received 28 DECEMBER 2018; Revised 8 JANUARY 2019. ©2019 Chinese Institute of Electronics of insulator and interface state of insulator/semiconductor could be obtained by different deposition techniques and deposition conditions, which strongly impact the electrical performance of the devices<sup>[22, 26]</sup>. Sputtering deposition and electron beam (EB) evaporation are nowadays well established as two important techniques for the preparation of thin silicon oxide films. Their advantages include lower deposition temperature and equipment cost, and secure working atmosphere without using the toxic metal-organic precursors and ammonia<sup>[27]</sup>. In addition, sputtering deposition can form thin films with good uniformity and good adhesion to the substrate surface without involving the complications of the target heating process<sup>[28]</sup>. In this work, we fabricated the MIS-HEMTs using sputtered and electron-beam evaporated silicon oxide as gate dielectric, and investigated the performance of devices under different deposition techniques and sputtering conditions.

## 2. Experimental

The HEMT structure consisted of unintentionally doped-Al<sub>0.26</sub>Ga<sub>0.74</sub>N (25 nm)/unintentionally doped-GaN (1  $\mu$ m)/super lattices (GaN/AlGaN)/buffer layer (AlGaN/AIN) grown by metal organic chemical vapor deposition (MOCVD) on a 4-inch silicon substrate. The fabrication of HEMTs and two-terminal circular diodes for capacitance–voltage (*C–V*) measurement started with device isolation by BCl<sub>3</sub> plasma reactive ion etching. Then silicon oxide was deposited by different deposition techniques and deposition conditions. After etching the silicon oxide with buffered HF solution, the ohmic contact was formed using Ti/Al/Ni/Au (15/72/12/40 nm) followed by rapid



Fig. 1. (Color online) C-V characteristics at 1 MHz for all the diodes.

thermal annealing at 850 °C for 30 s in a N<sub>2</sub> atmosphere. The Ni/Ti/Au (40/20/60 nm) was deposited on silicon oxide as a gate electrode. Several samples have been fabricated in terms of oxide deposition. Oxides for samples A and B were deposited with similar thickness by RF sputter at room temperature (RT) and 150 °C, respectively, under Ar atmosphere. Oxides for samples C and D were deposited by RF sputter at 150 °C under Ar and Ar/O<sub>2</sub> atmosphere (Ar :  $O_2 = 1 : 1$ ), respectively. The difference of sample B and sample C was the oxide thickness. Oxide for sample E was deposited by electron-beam evaporation at 150 °C under oxygen atmosphere. Oxides for samples C, D and E have a similar thickness. The target for sputter is silicon oxide. The gate length and width for HEMT devices is 1.5 and 15  $\mu$ m, respectively. In order to calculate the carrier density and oxide thickness, Schottky diodes without silicon oxide for capacitance-voltage (C-V) measurement were also fabricated. The current-voltage (I-V) characteristics were measured on an Agilent 4156c semiconductor parameter analyzer. Capacitance-voltage (C-V) measurement was carried out using an HP4845 LCR meter.

#### 3. Results and discussion

C-V characteristics for all the diodes at 1 MHz are shown in Fig. 1. The thicknesses of silicon oxide films for samples A to E were estimated to be around 11, 10, 3.8, 4.0 and 4.0 nm, respectively, based on the formula,

$$d_{\rm ins} = \varepsilon_{\rm ins} \varepsilon_0 (1/C_{\rm MIS} - 1/C_{\rm AlGaN}), \tag{1}$$

where  $d_{ins}$  is the thickness of silicon oxide,  $\varepsilon_{ins}$  is the relative dielectric permittivity of silicon oxide taken as 3.9,  $\varepsilon_{o}$  is the dielectric permittivity of a vacuum, and  $C_{MIS}$  and  $C_{AIGaN}$  are the unit-area capacitances of the MIS-diodes and the Schottky diode at 0 V, respectively. From C-V curves, the sheet carrier density ( $n_{s}$ ) could be estimated according to the expression,

$$n_{\rm S} = \int_{V_{\rm th}}^{0} C \mathrm{d}V,\tag{2}$$

where  $V_{\rm th}$  is defined as the gate voltage at which the GaN buffer is depleted in the *C*–*V* curve. The  $n_{\rm s}$  were calculated to be  $1.2 \times 10^{13}$ ,  $6.4 \times 10^{12}$ ,  $6.3 \times 10^{12}$ ,  $7.0 \times 10^{12}$ ,  $3.6 \times 10^{12}$  and  $5.1 \times 10^{12}$  cm<sup>-2</sup> for samples A to E and Schottky diode, respectively. Considering the very low electron concentration in the GaN buffer compared with the electron density of 2DEG in channel and neglecting the interface states due to high-frequency (HF)

capacitance,  $n_s$  could be regarded as the electron density of 2DEG. It should be noticed that  $n_s$  in sample A was more than twice of that in the Schottky diode, while sample E reduced 30% compared with the Schottky diode. According to Poisson's equation and the Schrödinger equation,  $n_s$  for 2DEG can be expressed as

$$n_{\rm s}^{\rm Schottky} = \frac{\sigma_{\rm p}}{q} - \frac{C_{\rm AlGaN} \left(\phi_{\rm b} - \frac{\Delta E_{\rm c}}{q} + \frac{\Delta E_{\rm F}^{\rm Schottky}}{q} - V_{\rm G}\right)}{q}, \quad (3)$$

for Schottky HEMTs, and

$$n_{\rm s}^{\rm MIS} = \frac{\sigma_{\rm p}}{q} - C_{\rm MIS} \frac{\phi_{\rm b}^{'} - \frac{\Delta E_{\rm c}^{\rm ins}}{q} - \frac{\Delta E_{\rm c}}{q} + \frac{\Delta E_{\rm F}^{\rm MIS}}{q} - V_{\rm G}}{q} + C_{\rm MIS} \frac{qN_{\rm equ}}{C_{\rm ins}}, \quad (4)$$

for MIS-diode, where  $\phi_{\rm b}$  and  $\phi_{\rm b}^{'}$  are the barrier height for Ni/Al<sub>0.26</sub>Ga<sub>0.74</sub>N and Ni/SiO<sub>2</sub>, taken as 0.9 V (obtained from the current-voltage curve of the Schottky diode) and 3.6 V<sup>[29]</sup>, respectively.  $\Delta E_{c}^{ins}$  and  $\Delta E_{c}$  are conduction band discontinuity taken as 3.1 and 0.3 eV for SiO<sub>2</sub>/Al<sub>0.26</sub>GaN and Al<sub>0.26</sub>GaN/GaN, respectively.  $C_{MIS}$ ,  $C_{ins}$  and  $C_{AIGaN}$  are capacitance per unit of MIS-diode, oxide and Schottky diode, respectively.  $\sigma_{\rm p}$  is the total polarization sheet charge density.  $V_{\rm G}$  is applied to gate bias.  $qN_{equ}$  is defined as the equivalent charge density at the oxide/AlGaN interface, which includes the oxide/barrier interface trap  $(N_{it})$  and interfical fixed charge at the oxide/AlGaN interface  $(Q_{if})$  (including the polarization charge at the surface AlGaN barrier, the ionized donor density at AlGaN barrier surface and the fixed charge density of the silicon oxide at the oxide/barrier interface), as well as the equivalent charge density at the AlGaN/GaN interface generated by the charge density in oxide bulk ( $Q_{
m bulk}$ ).  $\Delta E_{
m F}^{
m Schottky}$  and  $\Delta E_{
m F}^{
m MIS}$  is the Fermi level with respect to the GaN conduction-band-edge energy at the AlGaN/GaN interface for Schottky HEMT and MIS-HEMT, respectively, and  $\Delta E_{\rm F}$  is expressed as<sup>[30]</sup>

$$\Delta E_{\rm F} = E_1 + \frac{\pi \hbar^2}{m^*} n_{\rm s},\tag{5}$$

$$E_1 = \left(\frac{9\pi\hbar q^2}{8\sqrt{8m^*}\varepsilon_0\varepsilon}n_s\right)^{2/3},\tag{6}$$

where  $m^*$  is the electron effective mass of GaN and taken as  $0.22m_0$  ( $m_0$  is the free electron mass). Therefore,

$$n_{\rm s}^{\rm MIS} = n_{\rm s}^{\rm Schottky} + \frac{C_{\rm AIGaN} \left( \phi_{\rm b} - \frac{\Delta E_{\rm c}}{q} + \frac{\Delta E_{\rm F}^{\rm Schottky}}{q} - V_{\rm G} \right)}{q} - C_{\rm MIS} \frac{\phi_{\rm b}' - \frac{\Delta E_{\rm c}^{\rm ins}}{q} - \frac{\Delta E_{\rm c}}{q} + \frac{\Delta E_{\rm F}^{\rm MIS}}{q} - V_{\rm G}}{q} + C_{\rm MIS} \frac{qN_{\rm equ}}{C_{\rm ins}}.$$
(7)

Considering  $n_s^{\rm Schottky}$  of 5.1 × 10<sup>12</sup> cm<sup>-2</sup>,  $n_s^{\rm MIS}$  at gate bias 0 V could be estimated as 6.5 × 10<sup>12</sup> cm<sup>-2</sup> for samples A and B

S X Tan et al.: Influence of growth conditions of oxide on electrical .....



Fig. 2. (Color online) (a) The output characteristics and (b) the transfer characteristics for samples A and B. (c) The output characteristics and (d) the transfer characteristics for samples C, D and E.

and  $6.2 \times 10^{12}$  cm<sup>-2</sup> for samples C to E, assuming N<sub>equ</sub> is zero in MIS-diodes. Compared with the calculated value without  $N_{equ}$ n<sub>s</sub> obtained from C–V curves for sample A almost doubled and for sample D rised slightly, while for sample E it decreased to nearly half. This indicated that N<sub>equ</sub> for sample A and D was positive, which increased the  $n_{\rm s}$ .  $N_{\rm equ}$  for EB-oxide (sample E) was negative, which reduced n<sub>s</sub>. For samples B and C, the experimental value was very close to the calculated one, indicating that  $N_{equ}$  could be negligible. According to Eq. (7),  $N_{equ}$  could be estimated as  $1.0 \times 10^{13}$  and  $2.8 \times 10^{12}$  cm<sup>-2</sup> for samples A and D, respectively, with positive charge and  $8.8 \times 10^{12}$  cm<sup>-2</sup> for sample E with negative charge. That is, for sputtered samples, lower temperature or high temperature with oxygen introduction will resulte in positive  $N_{equ}$ . If  $N_{it}$  could be negeligible due to hf capacitance, Q<sub>if</sub> and/or Q<sub>bulk</sub> should be the main contribution to  $N_{equ}$ . Hence, the contribution of  $Q_{if}$  and Q<sub>bulk</sub> could be ignored for the case of samples B and C due to negligible  $N_{equ}$  estimated above. Threshold voltage ( $V_{th}$ ) could also be extracted for samples A to E and the Schottky diode from C-V measurements as -14.5, -7.8, -4.5, -4.9, -3.0 and -2.8 V, respectively, defined as the gate voltage at which the GaN buffer is depleted. Obviously, due to its larger positive charged  $N_{equv}$  sample A showed a negative shift of  $V_{th}$  compared with sample B though their oxide thicknesses were similar. For the samples with similar oxide thickness, samples D and E showed negative and positive shift of  $V_{\rm th}$  relative to sample C, due to the positive and negative charged  $N_{equ}$  in comparison with sample C, respectively.

Fig. 2 shows the drain current–drain voltage  $(I_D-V_D)$  curves and transfer characteristics for all the HEMTs. From Figs. 2(a) and 2(b), the drain current density for sample A was larger than that of sample B at the same gate voltage, which was due to larger  $n_s$  for sample A. The maximum current density  $(I_{D-max})$  for samples A and B were 1323 and 1008 mA/mm, respectively, at the maximum applied gate voltage of 5.5 V. The maximum transconductance ( $g_{m-max}$ ) for sample A and B were 77 and 90 mS/mm, respectively. The lower  $g_{m-max}$  of sample A indicated that the mobility is lower compared with that of sample B, which is possibly because of electron scattering enhancement for sample A due to the highest electron density (exceeded 10<sup>13</sup> cm<sup>-2</sup> in 2DEG), the remote coulombic scattering enhancement by much more positive interfacial charge and higher sputtered-induced damage in the sputtering process for sample A<sup>[31]</sup>. The output characteristics and transfer characteristics for samples C, D and E were shown in Figs. 2(c) and 2(d). The  $I_D$  for sample C was smaller than that of sample D, but larger than that of sample E at the same gate voltage, which was due to the N<sub>equ</sub>-induced similar change trends of  $n_{\rm s}$ . For example, the  $I_{\rm D-max}$  for samples D, C and E were 1027, 933 and 812 mA/mm at the applied gate voltage of 3.5 V, respectively. The  $g_{m-max}$  for samples C, D and E were 132, 147 and 160 mS/mm, respectively. The highest  $g_{m-max}$  of sample E indicated that the mobility is highest among the three samples, which is possibly because, for sample E, the low electron density and no sputtering-induced surface damage<sup>[32]</sup> suppress the electron scattering.

Figs. 3(a) and 3(b) showed the drain current–gate voltage  $(I_D-V_G)$  curves and three-terminal gate current density on a semi-logarithmic scale. It can be seen that the off-state gate current density ( $I_{G-off}$ ) is larger than the off-state drain current density ( $I_{G-off}$ ), which indicates  $I_{D-off}$  is a branch of  $I_{G-off}$  for all HEMT devices within the gate voltage sweeping range. Considering the difference of  $I_{G-off}$  between the devices is several orders of magnitude and much larger than the difference of  $I_{D-max}$ , the  $I_{D-on}/I_{D-off}$  ratio mainly depends on  $I_{G-off}$ . We compared the  $I_{G-off}$  value taken at the turn-around point in a logarithmic  $I_D-V_G$ 



Fig. 3. (Color online) The  $I_D - V_G$  curves and three-terminal gate current density ( $I_G$ ) in semi-logarithmic scale for (a) samples A and B and (b) samples C, D and E.

curve. IG-off on the order of 10 mA/mm for sample A is more than one order of magnitude larger than that of sample B  $(10^{-1} \text{ mA/mm})$ , which is possibly due to the higher sputter-induced shallow donor-like N vacancies<sup>[32-34]</sup> and much more  $N_{\rm equ}$  for oxide deposited at lower substrate temperature.  $I_{\rm G-off}$ for sample C is in the order of 10<sup>-2</sup> mA/mm, which is also one order of magnitude larger than that for sample D ( $10^{-3}$  mA/mm). This inferred that the reduced Ar partial pressure and oxygen introduction could lead to lower sputter-induced N vacancies, which may be ascribed to the energy bombarded on the surface of the barrier layer being reduced because of the smaller atomic mass of O than Ar. In all the samples with sputtered oxides, the  $I_{G-off}$  is orders of magnitude larger than that of sample E with EB-evaporated oxide (10<sup>-4</sup> mA/mm), which suggested that the surface damage of the barrier layer by EB deposition was low and the carrier tunneling was suppressed by oxide.

#### 4. Conclusions

In this paper, AlGaN/GaN based MIS-HEMTs were fabricated using EB-evaporated and sputtered silicon oxide as dielectric. It was found that the electrical properties were influenced by oxide deposition techniques and deposit condition. The high  $n_s$  and high drain current density as well as high gate leakage could be achieved using silicon oxide as the gate dielectric by RF-sputtering deposition at room temperature, while low  $n_s$ , positive shift of  $V_{th}$  and low gate leakage could be obtained using EB-evaporated oxide as the gate dielectric. That is, there is a tradeoff among the deposition methods and deposition conditions for the HEMT devices to achieve appropriate electrical properities.

#### Acknowledgements

This work was partly supported by the National Science Foundation of China (No. 61504071).

#### References

- Acharyya A. Hot electron transport in wurtzite-GaN: effects of temperature and doping concentration. J Semicond, 2018, 39(7), 072002
- [2] Liang F, Zhao D G, Jiang D S, et al. Performance enhancement of the GaN-based laser diode by using an unintentionally doped GaN upper waveguide. Jpn J Appl Phys, 2018, 57, 070307
- [3] Huang X, Du C, Zhou Y, et al. Piezo-phototronic effect in a quantum well structure. ACS Nano, 2016, 10, 5145
- [4] Li X, Ma P, Ji X, et al. Implementation of slow and smooth etching

of GaN by inductively coupled plasma. J Semicond, 2018, 39(11), 113002

- [5] Tzou A, Chu K H, Lin I F, et al. AlN surface passivation of GaNbased high electron mobility transistors by plasma-enhanced atomic layer deposition. Nanoscale Res Lett, 2017, 12, 315
- [6] Li D, Sun X, Song H, et al. Realization of a high-performance GaN UV detector by nanoplasmonic enhancement. Adv Mater, 2012, 24, 845
- [7] Zhao D G, Zhu J J, Liu Z S, et al. Surface morphology of AlN buffer layer and its effect on the GaN growth by metalorganic vapor chemical deposition. Appl Phys Lett, 2004, 85, 1499
- [8] Tan S, Deng X, Zhang B, et al. Thermal stability of F ion-implant isolated AlGaN/GaN heterostructures. Sci China-Phys Mech Astron, 2018, 61, 127311
- [9] Zhao S X, Liu X Y, Zhang L Q, et al. Impacts of thermal atomic layer-deposited AIN passivation layer on GaN-on-Si high electron mobility transistors. Nanoscale Res Lett, 2016, 11, 137
- [10] Meneghesso G, Meneghini M, Bisi D, et al. Trapping and reliability issues in GaN-based MIS HEMTs with partially recessed gate. Microelectron Reliab, 2016, 58, 151
- [11] Lagger P, Steinschifter P, Reiner M, et al. Role of the dielectric for the charging dynamics of the dielectric/barrier interface in Al-GaN/GaN based metal-insulator semiconductor structures under forward gate bias stress. Appl Phys Lett, 2014, 105, 033512
- [12] Sugiura S, Kishimoto S, Mizutani T, et al. Normally-off AlGaN/GaN MOSFETs with HfO<sub>2</sub> gate oxide. Phys Stat Sol C, 2008, 5, 1923
- [13] Hashizume T, Anantathanasarn S, Negoro N, et al. Al<sub>2</sub>O<sub>3</sub> insulated-gate structure for AlGaN/GaN heterostructure field effect transistors having thin AlGaN barrier layers. Jpn J Appl Phys, 2004, 43, L777
- [14] Van Hove M, Kang X, Stoffels S, et al. Fabrication and performance of Au-free AlGaN/GaN-on-silicon power devices with Al<sub>2</sub>O<sub>3</sub> and Si<sub>3</sub>N<sub>4</sub>/Al<sub>2</sub>O<sub>3</sub> gate dielectrics. IEEE Trans Electron Devices, 2013, 60, 3071
- [15] Liu T, Jiang C, Huang X, et al. Electrical transportation and piezotronic-effect modulation in AlGaN/GaN MOS HEMTs and unpassivated HEMTs. Nano Energy, 2017, 39, 53
- [16] Shih H Y, Chu F C, Lee C Y, et al. Atomic layer deposition of gallium oxide films as gate dielectrics in AlGaN/GaN metal-oxide-semiconductor high-electron-mobility transistors. Nanoscale Res Lett, 2016, 11, 235
- [17] Derluyn J, Boeykens S, Cheng K, et al. Improvement of AlGaN GaN high electron mobility transistor structures by in situ deposition of a Si<sub>3</sub>N<sub>4</sub> surface layer. J Appl Phys, 2005, 98, 054501
- [18] Ao J P, Nakatani K, Ohmuro K, et al. GaN metal–oxide–semiconductor field-effect transistor with tetraethylorthosilicate SiO<sub>2</sub> gate insulator on AlGaN/GaN heterostructure. Jpn J Appl Phys, 2010, 49, 04DF09
- [19] Asif Khan M, Hu X, Tarakji A, et al. AlGaN/GaN metal-oxide-semi-

conductor heterostructure field-effect transistors on SiC substrates. Appl Phys Lett, 2000, 77, 1339

- [20] Liu C, Chor E F, Tan L S. Investigations of HfO<sub>2</sub>/AlGaN/GaN metal-oxide-semiconductor high electron mobility transistors. Appl Phys Lett, 2006, 88, 173504
- [21] Tan S, Selvaraj S L, Egawa T. Metal–organic chemical vapor deposition of quasi-normally-off AlGaN/GaN filed-effect transistors on silicon substrates using low-temperature gown AlN cap layers. Appl Phys Lett, 2010, 97, 053502
- [22] Ronchi N, De Jaeger B, Van Hove M, et al. Combined plasma-enhanced-atomic-layer-deposition gate dielectric and in situ SiN cap layer for reduced threshold voltage shift and dynamic ONresistance dispersion of AlGaN/GaN high electron mobility transistors on 200 mm Si substrates. Jpn J Appl Phys, 2015, 54, 04DF02
- [23] Lee J G, Kim H S, Seo K S, et al. High quality PECVD SiO<sub>2</sub> process for recessed MOS-gate of AlGaN/GaN-on-Si metal–oxide–semiconductor heterostructure field-effect transistors. Solid State Electron, 2015, 122, 32
- [24] Fiorenza P, Greco G, Iucolano F, et al. Slow and fast traps in metal-oxide-semiconductor capacitors fabricated on recessed Al-GaN/GaN heterostructures. Appl Phys Lett, 2015, 106, 142903
- [25] Sun X, Li D, Jiang H, et al. Improved performance of GaN metal-semiconductor-metal ultraviolet detectors by depositing SiO<sub>2</sub> nanoparticles on a GaN surface. Appl Phys Lett, 2011, 98, 121117
- [26] Dutta G, Das Gupta N, Das Gupta A. Effect of sputtered-Al<sub>2</sub>O<sub>3</sub> lay-

er thickness on the threshold voltage of III-nitride MIS-HEMTs. IEEE Trans Electron Devices, 2016, 63, 1450

- [27] Tuan T, Kuo D H. Characteristics of RF reactive sputter-deposited Pt/SiO<sub>2</sub>/n-InGaN MOS Schottky diodes. Mater Sci Semicon Proc, 2015, 30, 314
- [28] Xirouchaki C, Palmer R E. Deposition of size-selected metal clusters generated by magnetron sputtering and gas condensation: a progress review. Phil Trans R Soc Lond A, 2004, 362, 117
- [29] Maeda N, Hiroki M, Watanabe N, et al. Systematic study of insulator deposition effect (Si<sub>3</sub>N<sub>4</sub>, SiO<sub>2</sub>, AlN, and Al<sub>2</sub>O<sub>3</sub>) on electrical properties in AlGaN/GaN heterostructures. Jpn J Appl Phys, 2007, 46, 547
- [30] Ambacher O, Majewski J, Miskys C, et al. Pyroelectric properties of Al(In)GaN/GaN hetero- and quantum well structures. J Phys: Condens Matter, 2002, 14, 3399
- [31] Zhu J J, Ma X H, Xie Y, et al. Improved interface and transport properties of AlGaN/GaN MIS-HEMTs with PEALD-grown AIN gate dielectric. IEEE Trans Electron Devices, 2015, 62, 512
- [32] Seok O, Ahn W, Han M K, et al. Effect of Ga<sub>2</sub>O<sub>3</sub> sputtering power on breakdown voltage of AlGaN/GaN high-electron-mobility transistors. J Vac Sci Tech B, 2013, 31, 011203
- [33] Chang S J, Lan C H, Hwang J D, et al. Sputtered indium-tin-oxide on p-GaN. J Electrochem Soc, 2008, 155, H140
- [34] Stoklas R, Gregušová D, Gaži Š, et al. Performance of AlGaN/GaN metal–insulator–semiconductor heterostructure field-effect transistors with AlN gate insulator prepared by reactive magnetron sputtering. J Vac Sci Tech B, 2011, 29, 01A809