# Source-field-plated $Ga_2O_3$ MOSFET with a breakdown voltage of 550 V

# Yuanjie Lü, Xubo Song, Zezhao He, Yuangang Wang, Xin Tan, Shixiong Liang, Cui Wei, Xingye Zhou<sup>†</sup>, and Zhihong Feng<sup>†</sup>

National Key Laboratory of Application Specific Integrated Circuit (ASIC), Hebei Semiconductor Research Institute, Shijiazhuang 050051, China

**Abstract:** Ga<sub>2</sub>O<sub>3</sub> metal–oxide–semiconductor field-effect transistors (MOSFETs) with high-breakdown characteristics were fabricated on a homoepitaxial n-typed  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> film, which was grown by metal organic chemical vapor deposition (MOCVD) on an Fedoped semi-insulating (010) Ga<sub>2</sub>O<sub>3</sub> substrate. The structure consisted of a 400 nm unintentionally doped (UID) Ga<sub>2</sub>O<sub>3</sub> buffer layer and an 80 nm Si-doped channel layer. A high *k* HfO<sub>2</sub> gate dielectric film formed by atomic layer deposition was employed to reduce the gate leakage. Moreover, a source-connected field plate was introduced to enhance the breakdown characteristics. The drain saturation current density of the fabricated device reached 101 mA/mm at  $V_{gs}$  of 3 V. The off-state current was as low as 7.1 ×  $10^{-11}$  A/mm, and the drain current  $I_{ON}/I_{OFF}$  ratio reached 10<sup>9</sup>. The transistors exhibited three-terminal off-state breakdown voltages of 450 and 550 V, corresponding to gate-to-drain spacing of 4 and 8  $\mu$ m, respectively.

Key words: Ga<sub>2</sub>O<sub>3</sub>; MOSFET; breakdown voltage; filed plate

**Citation:** Y J Lü, X B Song, Z Z He, Y G Wang, X Tan, S X Liang, C Wei, X Y Zhou, and Z H Feng, Source-field-plated Ga<sub>2</sub>O<sub>3</sub> MOSFET with a breakdown voltage of 550 V[J]. *J. Semicond.*, 2019, 40(1), 012803. http://doi.org/10.1088/1674-4926/40/1/012803

## 1. Introduction

Gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) has recently attracted significant attention as a new semiconductor material for high-power and high-efficiency applications in recent years due to its outstanding characteristics such as ultra-wide bandgap (~4.8 eV), high critical electronic breakdown field (8 MV/cm), and low cost advantages<sup>[1]</sup>. The Baliga's figure-of-merit, which was used to evaluate the value index of semiconductor materials for high power devices, is as high as 3444 for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, much larger than that of GaN (870) and SiC (340)<sup>[1]</sup>.

Since the first  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> metal-semiconductor field-effect transistor (MESFET) was fabricated in 2012<sup>[2]</sup>, a great deal of progress has been made in the development of Ga<sub>2</sub>O<sub>3</sub> based field-effect transistors. In 2013, a single-crystal Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field-effect transistor (MOSFET) was reported in which an Al<sub>2</sub>O<sub>3</sub> gated dielectric film formed by atomic layer deposition was adopted. The three-terminal off-state breakdown voltages ( $V_{br}$ ) reached 370 V<sup>[3]</sup>. Fabrication of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with a breakdown voltage exceeding 750 V was realized by introducing a gate-connected field plate. The drain current  $I_{ON}/I_{OFF}$  ratio was as high as  $10^{9[4]}$ . Zhou *et al.* reported a high-performance depletion-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on insulator (GOI) field-effect transistors (FETs) by transferring the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nanomembrane to the SiO<sub>2</sub>/Si substrate, which obtained a recorded high drain current of 1.5 A/mm<sup>[5]</sup>. Although there have been many subsequent developments in Ga<sub>2</sub>O<sub>3</sub> based FETs, domestic achievements remain far behind those which have been achieved by foreign investigators.

Our group reported a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with HfO<sub>2</sub> as a

gate dielectric, in which the  $I_{on}/I_{off}$  ratio was as high as 10<sup>8</sup>. However, the three-terminal off-state breakdown voltage was just 113 V<sup>[6]</sup>. Our group investigated the effect of a gate recess on the electronic characteristics of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs. An enhanced-mode device with a threshold voltage of +3 V was achieved in which the breakdown voltage reached 190 V<sup>[7]</sup>. However, the performances of the fabricated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOS-FETs, especially for the breakdown voltage, lag far behind other reported results.

A field plate can suppress the peak electronic field in a MOS-FET channel, and effectively improve the breakdown characteristics. In the reported Ga<sub>2</sub>O<sub>3</sub> MOSFETs, a just gate-connected field plate was adopted, which increased the breakdown voltage greatly. A source-connected field plate is also a very effective option, which has been widely used in GaN and SiC based power devices. In this paper, a source-connected field plate was introduced into Ga<sub>2</sub>O<sub>3</sub> MOSFETs for the first time resulting in increased high-breakdown voltage. The Ga<sub>2</sub>O<sub>3</sub> MOS-FETs were fabricated on homoepitaxial n-typed  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> film. High k HfO<sub>2</sub> gate dielectric film formed by atomic layer deposition was adopted to reduce the gate leakage. In the device, gate-to-drain spacing ( $L_{ad}$ ) of 4  $\mu$ m was observed and three-terminal off-state breakdown voltage was measured as 450 V, and reached 550 V as the spacing increased to 8  $\mu$ m. Finally, the breakdown voltage of 550 V is the highest among domestic reports.

#### 2. Experiments

A schematic cross section of the fabricated Ga<sub>2</sub>O<sub>3</sub> MOS-FET is shown in Fig. 1. A 400 nm unintentionally doped (UID) Ga<sub>2</sub>O<sub>3</sub> buffer layer and an 80 nm Si-doped channel layer were grown by metal organic chemical vapor deposition (MOCVD) on an Fe-doped semi-insulating (010) Ga<sub>2</sub>O<sub>3</sub> substrate. The Si donor concentration was  $1.0 \times 10^{18}$  cm<sup>-3</sup>, whilst electron mobil-

Correspondence to: X Y Zhou, xyzhoufly@163.com; Z H Feng, ga917vv@163.com Received 7 JUNE 2018; Revised 5 JULY 2018. ©2019 Chinese Institute of Electronics



Fig. 1. (Color online) Schematic cross section of the fabricated  $Ga_2O_3$ MOSFET with  $L_{ad}$  of 4  $\mu$ m.



Fig. 2. (Color online) (a) DC output and (b) transfer characteristics of the Ga<sub>2</sub>O<sub>3</sub> MOSFET with  $L_{ad}$  of 4  $\mu$ m.

ity was measured at 25 cm<sup>2</sup>/(V·s). Device fabrication began with mesa isolation, which was performed using BCl<sub>3</sub>/Ar inductively coupled plasma (ICP). The mesa height was about 200 nm. The source and drain Ohmic contacts were formed by depositing Ti/Au (15/200 nm) by using e-beam evaporation and liftoff technology. These contacts were annealed in a rapid thermal annealing system for 1 min at 480 °C in nitrogen. With a transmission line method pattern, the specific contact resistance was measured to be 8.5  $\Omega$ ·mm. A 25 nm HfO<sub>2</sub> gate dielectric layer was then deposited on the surface at 250 °C by atom-



Fig. 3. (Color online) Three-terminal off-state breakdown characteristics for the  $Ga_2O_3$  MOSFET with and without source-field plate.

ic layer deposition. A Ni/Au Schottky contact was fabricated using e-beam evaporation and lift-off technology. As shown in Fig. 1, the gate length ( $L_g$ ) and gate-to-source distance ( $L_{gs}$ ) were set at 2 and 3  $\mu$ m, respectively. The gate-to-drain spacing ( $L_{gd}$ ) at 4, 8, 15, and 20  $\mu$ m was also prepared. An 80 nm SiN passivation layer was deposited on the device surface by plasma enhanced chemical vapor deposition (PECVD). SiN/HfO<sub>2</sub> recess was carried out on the source and drain regions by BCl<sub>3</sub> reactive ion etching (RIE). Finally, a Ni/Au source-field plate was realigned to the source contact with a drain extension ( $L_{FP,D}$ ) of 0.8  $\mu$ m (as shown in Fig. 1).

#### 3. Results and discussion

Standard DC I-V measurements were performed using a semiconductor characterization system at room temperature. Fig. 2(a) illustrates the output characteristics of the fabricated  $Ga_2O_3$  MOSFET from  $V_{qs} = 3$  V to  $V_{qs} = -15$  V with a gate step of -3 V. In the device, the gate length ( $L_q$ ) and gate-to-source distance ( $L_{\alpha s}$ ) were 2 and 3  $\mu$ m, respectively. The gate-to-drain spacing ( $L_{ad}$ ) was 4  $\mu$ m. The fabricated Ga<sub>2</sub>O<sub>3</sub> MOSFET exhibited good pinch-off characteristics at  $V_{gs}$  of -15 V, and showed a maximum drain current ( $I_D$ ) of 101 mA/mm at  $V_{qs}$  of 3 V. The value of on-resistance ( $R_{on}$ ) was calculated to be 146  $\Omega$ -mm from the drain current curve at  $V_{as} = 3$  V. Fig. 2(b) shows the transfer curve of the fabricated  $Ga_2O_3$  MOSFET at  $V_{ds} = 25$  V. The value of the threshold voltage  $(V_{th})$  for the fabricated device was extracted at -13.7 V, which was defined as the  $I_{\rm D}$  of 1  $\mu$ A/mm. Once the gate voltage was lower than the pinch-off voltage, the off-state current was mainly dominated by gate leakage, which was about  $7.1 \times 10^{-11}$  A/mm. The  $I_{ON}/I_{OFF}$  ratio was measured to be as high as 10<sup>9</sup>.

The breakdown characteristics of the Ga<sub>2</sub>O<sub>3</sub> MOSFETs with  $L_{gd}$  of 4  $\mu$ m were measured and shown in Fig. 3. The breakdown characteristics of devices with and without source field plate were both measured. During the measurements, the gate bias was set as -18 V. For the samples without a field plate, the three-terminal off-state breakdown voltage was measured to be 240 V. The source-connected field plate enhanced the breakdown characteristics greatly, and the breakdown voltage reached 450 V. There existed a peak electronic field near the gate in the gate-to-drain area. The drain extension in the source-field plate effectively suppressed the peak electric field and improved the breakdown voltage. Structures of source field plate, such as drain extension and passivation thickness, have an important impact on the breakdown characterist-



Fig. 4. (Color online) Breakdown characteristics for the  $Ga_2O_3$  MOSFET with  $L_{ad}$  of (a) 8  $\mu$ m and (b) different gate-to-drain length.

ics, which need to be further investigated in detail.

The breakdown characteristics of the Ga<sub>2</sub>O<sub>3</sub> MOSFETs with  $L_{ad}$  of 8  $\mu$ m with a source field plate were measured and are shown in Fig. 4(a). The drain extension  $(L_{FPD})$  of the sourcefield plate was also 0.8  $\mu$ m. The breakdown voltage increased from 450 to 550 V as the gate-to-drain length increased from 4 to 8 µm. Further increasing the gate-to-drain length, the breakdown voltage became saturated and showed no change, as shown in Fig. 4(b). The width of the depleted region in the Ga<sub>2</sub>O<sub>3</sub> MOSFET barely changed once the gate-to-drain length was larger than a certain value. Moreover, the drain extension  $(L_{\text{FP,D}})$  was all set to be 0.8  $\mu$ m with different gate-to-drain lengths. As a result, the breakdown voltage of the device did not increase after the gate-to-drain length was longer than 8  $\mu$ m. Optimization of the structure of the source field plate, such as drain extension and passivation thickness, and the breakdown characteristics can be further improved, which will be investigated in further research.

#### 4. Conclusions

In summary, n-typed  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> film was grown by MOCVD on a semi-insulating Ga<sub>2</sub>O<sub>3</sub> substrate, which consisted of a 400 nm UID Ga<sub>2</sub>O<sub>3</sub> buffer layer and 80 nm Si-doped channel layer. High-breakdown Ga<sub>2</sub>O<sub>3</sub> MOSFETs were fabricated by using two key techniques: one is high *k* HfO<sub>2</sub> gate dielectric film, which was adopted to reduce the gate leakage, and the other is source-connected field plate, which was to suppress the peak electric field in the Ga<sub>2</sub>O<sub>3</sub> channel. As a result, the offstate current was as low as 7.1 × 10<sup>-11</sup> A/mm, providing a drain current *l*<sub>ON</sub>/*l*<sub>OFF</sub> ratio of 10<sup>9</sup>. Moreover, the three-terminal off-state breakdown voltage reached 550 V in the device with  $L_{gd}$  of 8  $\mu$ m. The drain extension ( $L_{FP,D}$ ) is essential to improving the breakdown characteristics, and should be optimized according to different gate-to-drain lengths. In our future studies, the effect of drain extension ( $L_{FP,D}$ ) on the electric characteristics of Ga<sub>2</sub>O<sub>3</sub> MOSFETs will be investigated.

#### Acknowledgements

This work was supported by the National Natural Science Foundation of China (Nos. 61674130, 61604137).

### References

- [1] Zhang H Z, Wang L J, Xia C T, et al. Research progress of wide-gap semiconductor β-Ga<sub>2</sub>O<sub>3</sub> single crystal. J Synth Cryst, 2015, 44, 2943
- [2] Gogova D, Wagner G, Balndini M, et al. Structural properties of Sidoped β-Ga<sub>2</sub>O<sub>3</sub> layers grown by MOVPE. J Cryst Growth, 2014, 401, 665
- [3] Higashiwaki M, Sasali K, Kuramata T, et al. Depletion-mode Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field-effect transistors on β-Ga<sub>2</sub>O<sub>3</sub> (010) substrates and temperature dependence of their device characteristics. Appl Phys Lett, 2013, 103, 123511
- [4] Wong M H, Sasaki K, Kuramata A, et al. Field-plated Ga<sub>2</sub>O<sub>3</sub> MOS-FET with a breakdown voltage of over 750V. IEEE Electron Device Lett, 2016, 37, 212
- [5] Zhou H, Maize K, Qiu G, et al. β-Ga<sub>2</sub>O<sub>3</sub> on insulator field-effect transistors with drain currents exceeding 1.5 A/mm and their selfheating effect. Appl Phys Lett, 2017, 111, 092102
- [6] Han T T, Lv Y J, Liu P, et al. Research and fabrication of  $Ga_2O_3$  MOS-FET device with  $HfO_2$  gate dielectric. Semicond Technol, 2018, 43, 177
- [7] Lv Y J, Mo J H, Song X B, et al. Influence of gate recess on the electronic characteristics of β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs. Superlattices Micro-