

# Fabrication of large-area nano-scale patterned sapphire substrate with laser interference lithography\*

XUAN Ming-dong (禩铭东), DAI Long-gui (戴隆贵), JIA Hai-qiang (贾海强), and CHEN Hong (陈弘)\*\*

*Institute of Physics, Chinese Academy of Sciences, Beijing 100190, China*

(Received 9 October 2013)

©Tianjin University of Technology and Springer-Verlag Berlin Heidelberg 2014

Periodic triangle truncated pyramid arrays are successfully fabricated on the sapphire substrate by a low-cost and high-efficiency laser interference lithography (LIL) system. Through the combination of dry etching and wet etching techniques, the nano-scale patterned sapphire substrate (NPSS) with uniform size is prepared. The period of the patterns is 460 nm as designed to match the wavelength of blue light emitting diode (LED). By improving the stability of the LIL system and optimizing the process parameters, well-defined triangle truncated pyramid arrays can be achieved on the sapphire substrate with diameter of 50.8 mm. The deviation of the bottom width of the triangle truncated pyramid arrays is 6.8%, which is close to the industrial production level of 3%.

**Document code:** A **Article ID:** 1673-1905(2014)01-0051-4

**DOI** 10.1007/s11801-014-3188-6

Gallium-nitride (GaN) based light emitting diodes (LEDs) have been widely used<sup>[1]</sup>. Many techniques have been introduced for improving internal quantum efficiency and light extraction efficiency of the GaN-based LEDs, such as epitaxial lateral overgrowth (ELOG)<sup>[2]</sup>, surface roughening<sup>[3,4]</sup>, metal mirror reflect layer<sup>[5]</sup> and patterned sapphire substrate (PSS). Among them, the PSS technique has attracted much more attention, because it can improve both crystalline quality<sup>[6,7]</sup> and light extraction efficiency of LEDs<sup>[8,9]</sup>.

Compared with micro-scale patterned sapphire substrate (MPSS), nano-scale patterned sapphire substrate (NPSS) has better performance in improving the light extraction efficiency of LEDs<sup>[10-12]</sup>, because NPSS has higher pattern structure density than MPSS, and those pattern structures can increase the probability of light scattering. Therefore, NPSS has become a new focus of the PSS research. Large-area, low-cost and high-efficiency nanolithography technology is the key in the production of NPSS.

The traditional nanolithography technologies, such as electron beam lithography (EBL)<sup>[13]</sup>, focused-ion beam lithography (FIBL)<sup>[14]</sup> and nanoimprint (NI)<sup>[15,16]</sup>, are not scalable in the manufacturing industry due to the high cost and low throughput. Therefore, the laser interference lithography (LIL) has been adopted to prepare nano-patterns over a large area in recent years<sup>[17-19]</sup>. LIL is very flexible to change the period and line width of the nano-patterns. Furthermore, it meets the large area, high efficiency and economy requirements of the industrial

NPSS production.


In this paper, uniform triangle truncated pyramid arrays with period of 460 nm are successfully fabricated on the sapphire substrate with diameter of 50.8 mm by LIL using a 325 nm He-Cd continuous wave laser as a light source. And dry etching and wet etching techniques are ingeniously combined to ensure patterns are transferred precisely without damaging or contaminating the sapphire substrate. The process parameters, pattern morphology and feature sizes are also systematically investigated. The deviation is 6.8% for the bottom width of the triangle truncated pyramid arrays on the sapphire substrate with diameter of 50.8 mm.

The fabrication process for triangle truncated pyramid arrays is illustrated in Fig.1. First, a 50 nm SiO<sub>2</sub> layer was deposited on a sapphire substrate by plasma-enhanced chemical vapour deposition (PECVD). Then the diluted resist of all resist 3840 (1:5.5) was spin-coated at 4000 r/min for 30 s to form a photoresist (PR) layer with thickness of about 100 nm. Before exposure, the samples were pre-baked at 90 °C for 2 min. The sample was subsequently exposed twice in Lloyd-mirror LIL system with a 325 nm light source at incident angle of 19.8°, as shown in Fig.2. The sample was rotated 90° between the two exposures. Each exposure was 5 mJ/cm<sup>2</sup>. After exposure, photoresist development was carried out in a 2.5% tetra methyl ammonium hydroxide (TMAH) solution for 20 s, followed by rinsing in isopropyl alcohol (IPA) and deionized water, respectively. Then dot array patterns with period of 460 nm were fabricated on the


\* This work has been supported by the National High Technology Research and Development Program of China (Nos.2011AA03A112 and 2011AA03A106), and the National Natural Science Foundation of China (Nos.11204360 and 61210014).

\*\* E-mail: hchen@aphy.iphy.ac.cn

photoresist. A descum process using O<sub>2</sub> plasma was then performed to ensure that no resist residue was left in the exposed region. The dot array was transferred from photoresist onto the SiO<sub>2</sub> layer by reactive-ion etching (RIE), using gas combination of CHF<sub>3</sub> and Ar. The substrate was etched with mixture solution of H<sub>3</sub>PO<sub>4</sub> and H<sub>2</sub>SO<sub>4</sub> (3:1) at 190 °C for 60 min, and the etching rate was 3 nm/min. Finally, the residual SiO<sub>2</sub> was removed by diluted hydrofluoric acid solution, and the NPSS with patterns of triangle truncated pyramid arrays was obtained after being rinsed with deionized water and dried with nitrogen.




**Fig.1 Schematic diagram of the experimental process**




**Fig.2 Lloyd-mirror LIL system**

The morphology and feature sizes of the patterns are investigated by using scanning electron microscope (SEM). Fig.3 shows the SEM images of patterns in different process steps prepared by LIL. The dot array with period of 460 nm was fabricated on the photoresist as shown in Fig.3(a). The diameters of the dots in array are approximately 180–200 nm. The dot array was transferred from photoresist onto the SiO<sub>2</sub> layer by RIE as shown in Fig.3(b). The morphology and feature sizes of the SiO<sub>2</sub> dot array shown in Fig.3(b) are nearly the same as the photoresist dot array shown in Fig.3(a). Fig.3(c) and (d) show planar and cross-sectional SEM images of the triangle truncated pyramid arrays after wet etching, respectively. The NPSS has uniform sizes and smooth facets, and the period is 460 nm as designed. The heights of triangle truncated pyramid patterns are about 200 nm, and the up mesa width is about 135 nm, while the down mesa width is about 370 nm.


PSSs are commonly fabricated by dry etching techniques, such as RIE and inductively coupled plasma (ICP) in industrial production. These techniques can transfer the nano-patterns from photoresist onto sapphire substrate precisely. However, the surface of sapphire substrate can be easily contaminated and damaged during




(a)



(b)



(c)



(d)


**Fig.3 SEM images of (a) photoresist dot array and (b) SiO<sub>2</sub> dot array; (c) Planar SEM and (d) cross-sectional images of triangle truncated pyramid array**

the dry etching process, which can prejudice the growth of high-quality GaN epilayer. Jing Wang et al<sup>[20]</sup> firstly adopted the wet etching technique to fabricate MPSS in 2006. The wet etching technique has the advantages of high etching efficiency along special crystal orientation, convenient process, cost-effective equipment and high productivity. Especially, the surface contamination and damage can be avoided during the wet etching process. So we combine dry etching and wet etching techniques to fabricate the NPSS, so the advantages of dry etching

and wet etching are both retained. The dry etching process ensures that the dot array remains intact when it is transferred from photoresist to the SiO<sub>2</sub> mask. The wet etching process guarantees the triangle truncated pyramid arrays have clean and smooth facets, without damaging the substrate. As a result, the triangle truncated pyramid arrays NPSSs with uniform size are prepared.

In order to further promote the size uniformity of the triangle truncated pyramid arrays over large area, the stability of the LIL system is improved. For reducing the vibration disturbance to the LIL system, a series of measurements are adopted in this paper. By improving the stability of the LIL system and properly selecting the process parameters, well-defined triangle truncated pyramid arrays are achieved on the sapphire substrate with diameter of 50.8 mm.

Fig.4 shows SEM images of the triangle truncated pyramid array NPSSs prepared by LIL. Fig.4(a) shows the SEM image of the center of sapphire substrate with diameter of 50.8 mm denoted as a region in Fig.4(f), whose bottom width of the triangle truncated pyramid is about 365 nm. Fig.4(b)–(e) show the SEM images of the triangle truncated pyramid arrays in 5 different regions of the sapphire substrate denoted as regions b–e in Fig.4(f), respectively. Regions b–e are all 2 mm away from the edge of the sapphire substrate with diameter of 50.8 mm, and the bottom widths of the triangle truncated pyramid are about 335 nm, 367 nm, 333 nm and 320 nm, respectively.



**Fig.4 SEM images of 5 different regions of the triangle truncated pyramid array NPSSs**


Fig.5 shows the bottom widths of the triangle truncated pyramid in 5 different regions of the sapphire substrate with diameter of 50.8 mm. The deviation is 6.8% for the bottom widths of the triangle truncated pyramid arrays on the sapphire substrate, which is calculated by

$$\delta = \frac{x_{\max} - x_{\min}}{2\bar{x}}, \tag{1}$$

where

$$\bar{x} = \frac{\sum_{i=1}^n x_i}{n}. \tag{2}$$

The deviation is close to the industrial production level of 3%. It means that the feature sizes of triangle truncated pyramid arrays on the sapphire substrate with diameter of 50.8 mm are highly uniform, which is important for the application in the NPSS industrial production. Future works for further improving the size uniformity of the NPSS will be continued. The safety of the wet etching process will also be considered for practical industrial production.



**Fig.5 The bottom widths of the triangle truncated pyramid arrays in 5 different regions of the sapphire substrate with diameter of 50.8 mm**

In summary, NPSSs with uniform patterns of triangle truncated pyramid arrays are successfully fabricated by low-cost and high-efficiency LIL system. During the process, dry etching and wet etching technologies are adopted in sequence. The period of the patterns is designed at 460 nm to match the wavelength of blue light LED. The process parameters, pattern morphology and feature sizes are systematically investigated. By improving the stability of the LIL system and optimizing the process parameters, well-defined patterns of triangle truncated pyramid arrays are achieved on the sapphire substrate with diameter of 50.8 mm. The deviation is 6.8% for the bottom widths of the triangle truncated pyramid arrays on the sapphire substrate with diameter of 50.8 mm. The patterns prepared by LIL have uniform sizes, which is important for the application in the NPSS industrial production.

## References

- [1] F. A. Ponce and D. P. Bour, *Nature* **386**, 351 (1997).
- [2] Sung-Nam Lee, Jihoon Kim and Hyunsoo Kim, *Journal of the Electrochemical Society* **158**, H994 (2011).
- [3] Tongbo Wei, Qingfeng Kong, Junxi Wang, Jing Li, Yiping Zeng, Guohong Wang, Jinmin Li, Yuanxun Liao and Futing Yi, *Optics Express* **19**, 1065 (2011).
- [4] DENG Xu-guang, HAN Jun, XING Yan-hui, WANG Jia-xing, FAN Ya-ming, CHEN Xiang, LI Ying-zhi and ZHU Jian-jun, *Journal of Optoelectronics·Laser* **24**, 1338 (2013). (in Chinese)
- [5] Jian-Kai Liou, Yi-Jung Liu, Chiun-Chia Chen, Po-Cheng Chou, Wei-Chou Hsu and Wen-Chau Liu, *Electron Device Letters* **33**, 227 (2012).
- [6] Tae Su Oh, Hyun Jeong, Yong Seok Lee, Tae Hoon Seo, Ah Hyun Park, Hun Kim, Kang Jea Lee, Mun Seok Jeong and Eun-Kyung Suh, *Thin Solid Films* **519**, 2398 (2011).
- [7] Wanjun Cao, Jeffrey M. Biser, Yik-Khoon Ee, Xiao-Hang Li, Nelson Tansu, Helen M. Chan and Richard P. Vinci, *Journal of Applied Physics* **110**, 053505 (2011).
- [8] H. Y. Lin, Y. J. Chen, C. C. Chang, X. F. Li, S. C. Hsu and C. Y. Liu, *Electrochemical and Solid-State Letters* **15**, H72 (2011).
- [9] Michael A. Mastro, Byung-Jae Kim, Younghun Jung, Jennifer K. Hite, Charles R. Eddy Jr and Jihyun Kim, *Current Applied Physics* **11**, 682 (2011).
- [10] Y. K. Su, J. J. Chen, C. L. Lin and C. C. Kao, *Physica Status Solidi C* **7**, 1784 (2010).
- [11] Y. K. Sua, J. J. Chen, C. L. Lin, S. M. Chen, W. L. Li and C. C. Kao, *Journal of Crystal Growth* **311**, 2973 (2009).
- [12] Hao Chen, Chao Wang and Stephen Y. Chou, *Extraction Efficiency Improvement of GaN Light-emitting Diode Using Sub-wavelength Nanoimprinted Patterns on Sapphire Substrate*, CLEO: Science and Innovations. Optical Society of America, CMA2 (2011).
- [13] Y. Guerfi, F. Carcenac and G. Larrieu, *Microelectronix Engineering* **110**, 173 (2013).
- [14] Narottam Das, Ayman Karar, Mikhail Vasiliev, Chee Leong Tan, Kamal Alameh and Yong Tak Lee, *Optics Communications* **284**, 1694 (2011).
- [15] Kyeong-Jae Byeon, Joong-Yeon Cho, Jinseung Kim, Hyoungwon Park and Heon Lee, *Optics Express* **20**, 11423 (2012).
- [16] LI Wan-yong, HAN Yan-jun and LUO Yi, *Journal of Optoelectronics·Laser* **24**, 1042 (2013). (in Chinese)
- [17] Weidong Mao, Ishan Wathuthanthri and Chang-Hwan Choi, *Optics Letters* **36**, 3176 (2011).
- [18] Aleksandr Kravchenko, Andriy Shevchenko, Victor Ovchinnikov, Arri Priimagi and Matti Kaivola, *Advanced Materials* **23**, 4174 (2011).
- [19] Choi Jinnil, Chung Myung-Ho, Dong Ki-Young, Park Eun-Mi, Ham Dae-Jin, Park Yunkwon, Song In Snag, Pak James Jungho and Ju Byeong-Kwon, *Journal of Nanoscience and Nanotechnology* **11**, 778 (2011).
- [20] J. Wang, L. W. Guo, H. Q. Jia, Z. G. Xing, Y. Wang, J. F. Yan, N. S. Yu, H. Chen and J. M. Zhou, *Journal of Crystal Growth* **290**, 398 (2006).