

# Fabrication of low threshold current monolithic DFB laser with an MMI combiner

Jianyi Zhao (赵建宜)<sup>1,2\*</sup>, Xin Chen (陈鑫)<sup>1</sup>, Ning Zhou (周宁)<sup>2</sup>,  
Xiaodong Huang (黄晓东)<sup>2</sup>, and Wen Liu (刘文)<sup>1,3</sup>

<sup>1</sup>Wuhan National Laboratory for Optoelectronics, School of Optical and Electronic Information,  
Huazhong University of Science and Technology, Wuhan 430074, China

<sup>2</sup>Accelink Technologies Company, Ltd, Wuhan 430074, China

<sup>3</sup>Institute of Advanced Technology, University of Science and Technology of China,  
Hefei 230026, China

\*Corresponding author: [jianyi.zhao@accelink.com](mailto:jianyi.zhao@accelink.com)

Received March 22, 2014; accepted August 22, 2014; posted online October 21, 2014

We fabricate low threshold current monolithic distributed feedback (DFB) laser with a multi-mode interface (MMI) combiner using butt-joint metal-organic chemical vapor deposition technology with different waveguide structures. Multi-layer mask self-aligned photolithography technology is used to form different waveguides in active and passive regions, respectively. The result shows that the laser threshold current is lower than 10 mA, with 50 dB side-mode suppression ratio.

OCIS codes: 230.0250, 250.5300, 230.7390, 250.5960.

doi: 10.3788/COL201412.112302.

Today, with the development of optical network, especially access network, monolithic integrated optoelectronic device plays a very important role because of its potential low cost and high yield<sup>[1]</sup>. However, compared with electronic integrated device, optoelectronic integrated device is more complex and hard to fabricate. So far, many different integrated optoelectronic devices with distributed feedback (DFB) laser have been reported as DFB laser's high performance and stability<sup>[2-4]</sup>. Actually, discrete DFB laser has been applied in backbone network for many years. So, DFB-based integrated optoelectronic devices are one of the most interesting devices for researchers. Two typical devices using DFB laser array are monolithic DFB laser array with multi-mode interface (MMI) combiner or with arrayed waveguide gratings (AWGs). Although AWG is powerful especially in the case of larger channel number, it is large and hard to fabricate with high performance. So it is just suitable for high-end application such as optical line terminal. Although the performance of MMI is relatively lower, it is smaller with larger tolerance which means high yield, low cost, and suitable for optical network unit. However, the threshold current of the DFB laser is often larger than discrete commercial chip as different regions in the device are often hard

to optimize and fabricate independently. In this letter, an extreme low threshold current monolithic DFB laser with an MMI combiner is fabricated using butt-joint regrowth (BJR) and multi-layer mask self-aligned photolithography technologies. The result shows that the threshold current is lower than 10 mA with 50 dB side-mode suppression ratio (SMSR), which is comparable to discrete chip with the same structure which means that using this fabrication process, the laser in the integrated device can work as good as discrete chip.

Figure 1 shows the schematic structure of the four-channel multi-wavelength DFB laser array with an MMI combiner. The laser section is 250  $\mu\text{m}$  long with 250  $\mu\text{m}$  gap for adjacent laser diode (LD). The S-band is 1350  $\mu\text{m}$  long. The MMI coupler is 20  $\mu\text{m}$  wide and 270  $\mu\text{m}$  long, which is calculated using commercial photonic software (Rsoft). The simulation results are shown in Fig. 2.

The fabrication process can be described as follows: first, the epitaxial materials should be prepared. BJR technology is used to integrate active and passive materials together. Compared with other integration technology such as selective area growth<sup>[5]</sup> and quantum well intermixing<sup>[6]</sup> it can provide the capacity to optimize




Fig. 1. Photomicrograph of the device.




Fig. 2. Simulation results of the MMI combiner: (a) BPM propagation result and (b) transmission spectrum.




Fig. 3. SEM images of (a) after dry etching using RIE process and (b) after wet etching using 311 solution.

the materials in different regions independently and can also get the largest band-gap differences.

The detailed process is described as follows: firstly, an active structure with multi-quantum wells (MQWs) is grown by metal-organic chemical vapor deposition (MOCVD) on InP substrate, which consists of six compressive strain quantum wells/tense strain barriers with 5 and 10 nm, respectively, and separation confinement hetero-structure layer. Then an SiO<sub>2</sub> layer is deposited by plasma-enhanced chemical vapor deposition (PECVD) technology. The active region is defined by photolithography and then the SiO<sub>2</sub> on the passive region is removed by reactive ion etching (RIE) technology. In BJR process, the profile of the undercut is very important to suppress the overgrowth in the interface as the increased reactant concentration on the SiO<sub>2</sub> mask. The undercut structure for BJR is fabricated by two-step etching process combining with dry etching and wet etching<sup>[7]</sup>. Secondly, RIE process is used

to etch the MQW structure in the passive region of buffer layer (Fig. 3(a)). Then 311 (H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O:H<sub>2</sub>O<sub>2</sub>) selective solution is used to etch the sidewall for about 150–350 nm and to stop on the InP buffer. The profile of the fabricated undercut is shown in Fig. 3(b). BJR process is followed including 400 nm thick InGaAsP waveguide layer with a band gap of 1 eV (photoluminescence (PL) peak = 1.24 μm) and 400 nm thick InP layer without doping to reduce free-carrier absorption.

After BJR process, the SiO<sub>2</sub> layer is removed, then soft stamp nanoimprint technology is used to fabricate the λ/4 phase-shifted grating on the active region as reported above<sup>[8]</sup>. Then the third MOCVD process is followed including 50 nm InP spacer, 20 nm etching stop layer, 1600 nm InP cladding layer, and 200 nm InGaAs layer. The scanning electron microscope (SEM) images of the cross profiles are shown in Fig. 4 and the PL spectrum of the wafer is shown in Fig. 5.

The waveguide of the laser is shallow etched, whereas the MMI is deep etched. Here multi-layer self-aligned photolithography technology is introduced to fabricate the structure. The detailed process is shown in Fig. 6. Firstly, an SiO<sub>2</sub> layer is deposited on the wafer, and then the waveguide of active and passive regions is defined by one-step photolithography simultaneously<sup>[9]</sup> to avoid waveguide break or misalignment in two-step photolithography<sup>[10]</sup>. As in common lithography, the overlay accuracy is often larger than 1 μm, which is too large for waveguide alignment.

However, in order to get different etch depths, one of the two regions should be protected first when we etch another. Unlike the process reported in Ref. [10], as the




Fig. 4. SEM images of the butt-joint interface: (a) after BJR process, (b) after the whole process, and (c) materials structure for the two parts.




Fig. 5. PL spectrum of the wafer.

deep-etched region of our chip is much larger than the shallow-etched region, lift-off process should be applied in smaller shallow-etched region avoiding failure. So, multi-layer mask is used to protect the smaller active region during inductively coupled plasma (ICP) process and then be selectively removed by acetone like the lift-off process. The detailed description is as follows: firstly, a negative photoresist is spin on the wafer (Fig. 6). Low-temperature PECVD process is used to deposit an  $\text{SiO}_2$  layer on the resist. The passive region is defined by photolithography and then the  $\text{SiO}_2$  on the passive region is removed by the RIE process.  $\text{O}_2$  RIE process is applied to remove the resist in the passive region sequentially. Secondly, ICP etching process is used to etch the passive waveguide to a suitable depth. After this the wafer is dipped in acetone and the upper  $\text{SiO}_2$  on the active region is removed just like the lift-off process. ICP process is used again to etch the whole wafer to form active and passive waveguides. Finally, resist is used to protect the passive region using lithography technology, and then wet etching is applied to get the active waveguide to etching stop layer.

The SEM image of the fabricated taper between active and passive waveguides is shown in Fig. 7. After the fabrication of waveguide, sputtered Ti/Pt/Au p-type and evaporated Au/Ge/Ni n-type electrical contacts are formed, completing the process flow. All output facets of the device are formed by cleaving and coating with anti-reflection film.

The  $P$ - $I$  curves of the two facets for the four lasers are shown in Fig. 8(a). For ideal  $\lambda/4$  phase-shifted DFB laser, the output power from both facets are the same<sup>[11]</sup>.




Fig. 6. Fabrication process of the multi-layer self-aligned photolithography technology.




Fig. 7. SEM image of the transition structure.

So the loss of the passive waveguide can be clearly characterized by the  $P$ - $I$  curves. The average slop efficiency of the MMI side output port is about 0.0049 W/A, whereas for the DFB side is about 0.0987 W/A. The passive waveguide loss for each channel is about 13 dB, which is calculated from the  $P$ - $I$  curves of the two sides. According to our analysis, the loss can be divided into three parts: inherent loss of the MMI (6.0 dB), propagation loss (2–3 dB) for about 2 mm long waveguide<sup>[12]</sup>, and coupling loss of about 3–4 dB.

Compared with the results reported in Refs. [13–16], the threshold current of our device is quite low, less than 10 mA which is comparable to the discrete device. This is because the laser fabrication process is almost the same with the discrete device, there is no degradation in the integrated device. The results indicate that multi-layer self-aligned photolithography technology is suitable for the fabrication of integrated device.

The spectrum of the four-channel laser from the MMI side is tested with 60 mA injected current at 25 °C (Fig. 8(b)). The measured lasing wavelengths are 1549.21, 1550.26, 1551.58, and 1553.16 nm for the four channels, respectively. Using linear regression method analysis, the average wavelength space is about 1.39 nm, which can be corrected to design value of 1.6 nm by thermal electrode. The SMSR is around 50 dB which is rather high in integrated device as  $\lambda/4$  phase-shifted DFB laser is used as light source. The asymmetric spectrum for  $\lambda/4$  phase-shifted DFB laser indicated residual reflection in butt-joint interface. But from the  $P$ - $I$  curves, there are no serious kinks, which means that the reflection is not large.




Fig. 8. (a)  $P$ - $I$  curves and (b) spectrum of the chip.

In conclusion, we fabricate the monolithic DFB laser integrated with an MMI combiner using BJR and multi-layer mask self-aligned photolithography technologies. The low threshold current is rather low, that is, of about 6–10 mA, which is comparable to discrete chip. The laser can work in single-mode state with a high SMSR larger than 50 dB. The results indicate that, following the fabrication process, the laser in integrated chip can work as well as a discrete chip.

This work was supported by the National 863 Program of China (Nos. 2011AA010304 and 2011AA010306) and the National 973 Program of China (No. 2010CB327603).

## References

1. L. Liu, M. Zhang, M. Liu, and X. Zhang, *Chin. Opt. Lett.* **10**, 070608 (2012).
2. C. Zah, M. R. Amersfoort, B. N. Pathak, F. J. Favire Jr., P. S. D. Lin, N. C. Andreadakis, A. W. Rajhel, and R. Bhat, *IEEE J. Sel. Top. Quant. Electron.* **3**, 584 (1997).
3. H. Ishii, K. Kasaya, H. Oohashi, Y. Shibata, H. Yasaka, and K. Okamoto, *IEEE J. Sel. Top. Quant. Electron.* **13**, 1089 (2007).
4. B. Pezeshki, A. Mathur, S. Zou, H. S. Jeon, V. Arawal, and R. L. Lang, *Electron. Lett.* **36**, 788 (2000).
5. G. Liu, J. Zhang, X. Wang, B. Zhang, and W. Wang, *Chin. J. Lasers* **9**, 395 (2000).
6. C. D. Xu and T. Mei, *IEEE J. Quant. Electron.* **45**, 920 (2009).
7. R. Strzoda, G. Ebbinghaus, T. Scherg, and N. Emeis, *J. Cryst. Growth* **154**, 27 (1995).
8. J. Y. Zhao, X. Chen, N. Zhou, K. Qian, L. Wang, X. Huang, and W. Liu, *Semicond. Sci. Technol.* **28**, 055015 (2013).
9. S. C. Nicholes, M. L. Masanovic, J. Barton, E. J. Norberg, E. Lively, B. Jevremovic, L. A. Coldren, and D. J. Blumenthal, in *Proceedings of IEEE International Conference on Indium Phosphide & Related Materials* 215 (2009).
10. H. Hatakeyama, K. Naniwae, K. Kudo, N. Suzuki, S. Sudo, S. Ae, Y. Muroya, K. Yashiki, K. Satoh, T. Morimoto, K. Mori, and T. Sasaki, *IEEE Photon. Technol. Lett.* **15**, 7 (2003).
11. J. E. A. Whiteaway, G. H. B. Thompson, A. J. Collar, and C. J. Armistead, *IEEE J. Quant. Electron.* **25**, 1261 (1989).
12. J. Y. Zhao, X. Chen, K. Qian, D. Zhang, L. Wang, N. Zhou, X. D. Huang, and W. Liu, *Acta Photon. Sin.* **33**, 0605002 (2013).
13. L. Ma, H. L. Zhu, S. Liang, B. J. Wang, C. Zhang, L. J. Zhao, J. Bian, and M. H. Chen, *J. Semicond.* **34**, 044007 (2013).
14. C. Zhang, H. L. Zhu, S. Liang, L. S. Han, and W. Wang, *IEEE Photon. J.* **5**, 1400407 (2013).
15. C. Zhang, S. Liang, L. Ma, L. Han, and H. Zhu, *Chin. Opt. Lett.* **11**, 041401 (2013).
16. R. Nagarajan, C. H. Joynerm, R. P. Schneider Jr., J. S. Bostak, T. Butrie, A. G. Dentai, V. G. Dominic, P. W. Evans, M. Kato, M. Kauffman, D. J. H. Lambert, S. K. Mathis, A. Mathur, R. H. Miles, M. L. Mitchell, M. J. Missey, S. Murthy, A. C. Nilsson, F. H. Peters, S. C. Pennypacker, J. L. Pleumeekers, R. A. Salvatore, R. K. Schlenker, R. B. Taylor, H. S. Tsai, M. F. V. Leeuwen, J. Webjorn, M. Ziari, D. Perkins, J. Singh, S. G. Grubb, M. S. Reffle, D. G. Mehuys, F. A. Kish, and D. F. Welch, *IEEE J. Sel. Top. Quant. Electron.* **11**, 1 (2005).